

# **SB101-TU**

Storage Barebone
User's Manual

# **Document Release History**

Release Date	Version	Update Content	
September, 2022	1	Released to public.	
November, 2022	1.1	CPU location: JCPU1 (CPU0)/ JCPU2 (CPU1)	
February, 2023	1.2	Rear panel: PCIe slot description update. System block diagram update.	
March, 2023	1.3	System block diagram update.	
August, 2023	1.4	OCP 3.0 Ehternet adapter section update.	
October, 2023	1.5	Correct MB block diagram.	
November, 2023	1.6	Add new sectioin: 4.12 BIOS Post Code.	
March, 2024	1.7	Update BP Dip Switch Setting content.	
April, 2024	1.8	Add OCP's NOTE.	

# **Table of Contents**

Preface	i
Safety Instructions	
About This Manual	
Chapter 1. Product Features	
1.1 Box Contents	
1.2 Specifications	
1.3 System Block Diagram	3
1.4 Features	4
Chapter 2. Hardware Setup	7
2.1 Central Processing Unit	7
2.1.1 Installation	7
2.2 System Memory	12
2.2.1 Placement	12
2.2.2 DIMM Population	13
2.2.3 Installation	14
2.3 Top Cover	15
2.4 Power Supply Unit	16
2.4.1 Installation	16
2.4.2 LED Indicator	16
2.5 Fan	17
2.6 Disk Drive	18
2.6.1 Disk Drive: 2.5-inch (NVMe/SATA)	18
2.6.2 LED Indicator	19
2.6.3 Drive Slot Map	
2.7 M.2 SSD (NGFF) Card	21
2.8 Riser Card	22
2.9 OCP 3.0 Ethernet adapter	23
2.10 Slide Rail	26
Chapter 3. Hardware Settings	29
3.1 Block Diagram	29
3.2 Placement	
3.3 Content List	
3.4 External Port	
3.5 Connector Definition	34

3.6	Jumper Definition	46
3.7	' Internal LED	53
3.8	B Drive Backplane: 4 Bay	54
	3.8.1 Placement	. 54
	3.8.2 Connector	. 54
	3.8.3 Dip Switch Setting	.61
	3.8.4 LED Indicator	.70
	3.8.5 Cable Routing	.71
Cha	pter 4. BIOS Configuration Settings	<b>72</b>
4.1	Navigation Keys	72
4.2	BIOS Menu	73
	4.2.1 Menu	.73
	4.2.2 Startup	.73
4.3	B Main	74
	4.3.1 Main	.74
4.4	Advanced	75
	4.4.1 Trusted Computing	.75
	4.4.2 Serial Port Console Redirection	.76
	4.4.3 SIO Configuration	.76
	4.4.4 PCI Subsystem Settings	.76
	4.4.5 USB Configuration	.76
	4.4.6 Network Stack Configuration	.77
	4.4.7 T1s Auth Configuration	.77
	4.4.8 RAM Disk Configuration	.77
	4.4.9 Driver Health	.77
4.5	Platform Configuration	78
	4.5.1 PCH Configuration	.78
	4.5.2 Server ME Configuration	.80
	4.5.3 Server ME Debug Configuration	.80
	4.5.4 Runtime Error Logging	.81
4.6	Socket Configuration	82
	4.6.1 Processor Configuration	.82
	4.6.2 Common RefCode Configuration	.83
	4.6.3 Memory Configuration	.83
	4 6 4 IIO Configuration	84

4.6.5 Advanced Power Management Configuration	85
4.7 Server Mangement	89
4.7.1 Processor Configuration	89
4.7.2 System Event Log	90
4.7.3 BMC Network Configuration	90
4.8 Security	91
4.9 Boot	92
4.10 Exit	93
4.11 BIOS Update Process	94
4.12 BIOS Post Code	95
Chapter 5. BMC Configuration Settings	
5.1 Login	
5.2 Web GUI	
5.2.1 Menu Bar	
5.2.2 Dashboard	
5.2.3 Sensor	
5.2.4 System Inventory	
5.2.5 FRU Information	
5.2.6 Log & Reports	106
5.2.7 Settings	107
5.2.8 Remote Control	108
5.2.9 Images Redirection	110
5.2.10 Power Control	111
5.2.11 Maintenance Group	112
5.2.11.1 Firmware Update	113
5.2.11.2 BIOS Firmware Update	
5.2.12 Sign Out	121
Chapter 6. Technical Support	122



Copyright © 2022 AIC®, Inc. All Rights Reserved.

This document contains proprietary information about AIC® products and is not to be disclosed or used except in accordance with applicable agreements.

# **Preface**

# Copyright

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photo-static, recording or otherwise, without the prior written consent of the manufacturer.

#### **Trademarks**

All products and trade names used in this document are trademarks or registered trademarks of their respective holders.

## **Changes**

The material in this document is for information purposes only and is subject to change without notice.

## Warning

- A shielded-type power cord is required in order to meet FCC emission limits and also to prevent interference to the nearby radio and television reception. It is essential that only the supplied power cord be used.
- 2. Use only shielded cables to connect I/O devices to this equipment.
- 3. You are cautioned that changes or modifications not expressly approved by the party responsible for compliance could void your authority to operate the equipment.

#### Disclaimer

AIC® shall not be liable for technical or editorial errors or omissions contained herein. The information provided is provided "as is" without warranty of any kind. To the extent permitted by law, neither AIC® or its affiliates, subcontractors or suppliers will be liable for incidental, special or consequential damages including downtime cost; lost profits; damages relating to the procurement of substitute products or services; or damages for loss of data, or software restoration. The information in this document is subject to change without notice.

## **Instruction Symbols**

Special attention should be given to the instruction symbols below.

lack of attention.

	NOTE	This symbol indicates that there is an explanatory or supplementary instruction.
<u>^</u>	CAUTION	This symbol denotes possible hardware impairment. Upmost precaution must be taken to prevent serious hardware damage.
	WARNING	This symbol serves as a warning alert for potential body injury. The user may suffer possible injury from disregard or

# **Safety Instructions**

Before you commence, please attentively read the following important discretions below. All cautions and warnings on the equipment or in the manuals should be circumspectly noted and reviewed.

Always ground yourself to prevent static electricity.

請全程接地,以防止靜電。 请全程接地,以防止静电。

Всегда заземляйте себя, чтобы избежать статического электричества.

Aard jezelf altijd om statische elektriciteit te voorkomen.

- Firmly ground yourself at all times when installing or assembling the internal components of the server. Most of electronic components in the server are highly sensitive to electrical static discharge.
- Use a solid grounding wrist strap and distinctively place all electronic components in static-shielded devices to prevent static. Grounding wrist straps can be purchased in any electronic supply store.
- Confirm that the power source is turned off and then disconnect the power cords from your system before performing any type of installation or manual servicing. A sudden surge of power could severely damage the sensitive electronic components.
- Do not precipitously open the system's top cover. If you must open the cover for maintenance purposes, only a trained technician should be allowed to proceed this action. Integrated circuits on computer boards are highly sensitive to static electricity. Before operating a board or integrated circuit, touch an unpainted portion of the system unit chassis for a couple of seconds to discharge any static electricity on your body.

Place the server in a stable environment.

請將伺服器放置在穩定的環境中。

请将伺服器放置在稳定的环境中。

Поместите сервер в стабильную среду.

Plaats de server in een stabiele omgeving.

- Place this equipment on a stable surface when installing. A small mild drop or fall could cause fatal injury to both the equipment and the person handling the equipment.
- Please keep this equipment away from humidity to prevent vast rust and disintegration.
- Carefully and accurately mount the equipment into the rack. Uneven mechanical loading may lead to hazardous consequences.
- This equipment is to be installed for operation in an environment with maximum ambient temperature below 35°C.
- Review the environment before performing any installation or servicing. Keep the equipment away from hazardous and uneven grounds.
- This server must be installed only in Restricted Access Locations.

Handle equipment with care.

請謹慎操作設備。

请谨慎操作设备。

Обращайтесь с оборудованием осторожно.

Behandel de apparatuur voorzichtig.

- Do not cover the openings of the system. The openings on the system are for air convection, which intentionally protect the equipment from overheating.
- Never pour any liquid into ventilation openings of the system. This could cause catastrophic fire or electrical shock.

- Ensure that the voltage of the power source is within the specification on the label when connecting the equipment to the power outlet. The current load and output power of loads must be within the specification.
- This equipment must be firmly connected to reliable grounding before usage. Pay special attention to power supplied other than direct connections, e.g. using of power strips.
- Place the power cord out of the way of foot traffic. Do not place anything over the power cord. The power cord must be rated for the product, voltage and current marked on the product's electrical ratings label. The voltage and current rating of the cord should be greater than the voltage and current rating marked on the product.

Pay attention to hardware maintenance.

注意硬體維護。

注意硬体维护。

Обратите внимание на обслуживание оборудования.

Besteed aandacht aan hardware-onderhoud.

- If the equipment is not used for a long time, disconnect the equipment from mains to avoid being damaged by transient over-voltage.
- Module and drive bays must not be empty. They must have a dummy cover.
- Never open the equipment without professional assistance. For safety reasons, only qualified service personnel should open the equipment.
- If one of the following situations arise, the equipment should be checked and tested by service personnel:
  - 1. The power cord or plug is damaged.
  - 2. Liquid has penetrated the equipment.
  - 3. The equipment has been exposed to moisture.
  - 4. The equipment does not work well or will not work according to its user manual.
  - 5. The equipment has been dropped and/or damaged.
  - 6. The equipment has obvious signs of breakage.
  - 7. Please disconnect this equipment from the AC outlet before cleaning. Do not use liquid or detergent for cleaning. The use of a moisture sheet or cloth is recommended for cleaning.



#### **CAUTION**

The equipment intended for installation should be placed in Restricted Access Location.



#### CAUTION

There will be a risk of explosion if battery is replaced by an incorrect type. Dispose of used batteries according to the instructions. After performing any installation or servicing, make sure the enclosure is correct in position before turning on the power.

#### CAUTION



This unit may have more than one power supply. Disconnect all power sources before maintenance to avoid electric shock.



# **About This Manual**

Thank you for selecting and purchasing the SB101-TU.

This user's manual is provided for professional technicians to perform easy hardware setup, basic system configurations and quick software startup. This document pellucidly presents a brief overview of the product design, device installation and firmware settings for SB101-TU. For the latest version of this user's manual, please refer to the AIC® website: https://www.aicipc.com/en/productdetail/51329.

## **Chapter 1 Product Features**

SB101-TU is a flexible storage server barebone that is specifically designed to accommodate diverse corporations and enterprises for managing heavy workloads and multiple applications.

## **Chapter 2 Hardware Setup**

This chapter displays an easy installation guide for assembling the hardware in this product. Utmost caution for proceeding to set up the hardware is highly advised. Most of the components are highly fragile and vulnerable to exterior influence. Do not endanger the device by placing the device in an unstable environment.

## **Chapter 3 Motherboard Settings**

This chapter elaborates the overall layout of the server motherboard, including multifarious connectors, jumpers and LED descriptions. These descriptions assist users to configure different settings and functions of the motherboard, as well as to confirm the placement of each connector and jumper.

## **Chapter 4 BIOS Configuration Settings**

This chapter introduces the key features of BIOS, including the descriptions and option keys for diverse functions. These details provide users to effortlessly navigate and configure the input/output devices.

## **Chapter 5 BMC Configuration Settings**

This chapter illustrates the diverse functions of IPMI BMC, including the details on logging into the web page and assorted definitions. These descriptions are helpful in configuring various functions through Web GUI without entering the BIOS setup. For more information of BMC configurations, please refer to IPMI BMC (Aspeed AST2500) User's Manual for a more detailed description.

## **Chapter 6 Technical Support**

For more information or suggestion, please contact the nearest AIC® corporation representative in your district or visit the AIC® website: https://www.aicipc.com/en/index. It is our greatest honor to provide the best service for our customers.

# **Chapter 1. Product Features**

SB101-TU is a high density storage server that includes motherboard, chassis, power supply and disk drive. For more information about our product, please visit our website at <a href="https://www.aicipc.com/en/index">https://www.aicipc.com/en/index</a>.

Before removing the subsystem from the shipping carton, visually inspect the physical condition of the shipping carton. Exterior damage to the shipping carton may indicate that the contents of the carton are damaged. If any damage is found, do not remove the components; contact the dealer where the subsystem was purchased for further instructions. Before continuing, first unpack the subsystem and verify that the number of components in the shipping carton is accurate and in good condition.

## 1.1 Box Contents

This product contains the components listed below.

Please confirm the number and the condition of the components before installation.

	Pro	e-installed into the system	Number
✓	750W/1100W red	1+1	
✓	2.5-inch/3.5-inch	4	
✓	Easy swap fan	6 x 40x56mm	6
✓	Fan	1 x 40x28mm	1
✓	AIC® Tucana mo	therboard	1
		Accessory Item	Number
✓	Heat sink		2
✓	EPE foam for from	nt board: 575*420*105H	1
✓	EPE foam for rea	1	
✓	EPE foam for from	nt tray: 575*300*145H	1
✓	EPE foam for rea	r tray: 575*300*145H	1
✓	EPE pad(Rail Box	): 125*100*55H	2
✓	EPE pad: 125*11	5*100T	2
✓	Power cord		vary per region
✓	28-inch tool-less	slide rail assembly	1

Product features are subject to change without notice.


# 1.2 Specifications

Dimensions	mm : 438 x 6	78.7 x 43.5			BIOS Type	AMI UEFI BIOS	
(W x D x H)	inches : 17.2	x 26.7 x 1.7				• ACPI • PXE	
Motherboard	AIC Server B	Soard Tucana					
Processor	Processor Su	• 3rd Gen Intel® Xeon® Scalable     Processors (Ice Lake)     • Supports CPU TDP up to 270W*     *Please contact AIC Technical Support     for more info/details about optimized     CPUs and specialized system.		System BIOS	BIOS Features	AC loss recovery IPMI KCS interface SMBIOS Serial console redirection SRIOV TPM PCIe Hotplug	
	CPU Intercor	nection 10.4	/ 11.2 GT/s				
	Socket Type	Sock	et P+ (LGA-4189)			Lewisburg PCH on-chip solution supports	
Chipset Support	Intel® C621A	Chipset				10 x SATA 6.0 Gb/s	
* 8 x memory channels per CPU (1DPC)     * 16 x DIMM slots support:     DDR4 3200/2933MHz RDIMM/LRDIMM     - up to 512GB RDIMM SRx4 (16Gb)     - up to 1024GB RDIMM DRx4 (16Gb)     - up to 4096GB RDIMM 3DS 8Rx4 (16Gb)				SATA	2 x SATA 7pin     8 x SATA by slimline (supports both SATA/PCIe by PCH HSIO)  Aspeed AST2500 Advanced PCIe Graphics		
Front Panel	- up to 2048GB LRDIMM QRx4 (16Gb) - up to 4096GB LRDIMM 3DS 8Rx4 (16Gb) • Intel® Optane™ DC Persistent Memory (Barlow Pass) support  • System power • System ID			IPMI	Remote Management Processor     Baseboard Management Controller     Intelligent Platform Interface 2.0 (IPMI 2.0)     iKVM, Media Redirection, IPMI over LAN, Serial over LAN		
	System reset     2 x USB 3.2 Gen1x1 Type A			On-board		SMASH Support	
LEDs	Power status     System ID     HDD activity     Warning     LAN activity		Devices		HTML5     Redfish		
	External	3.5"/2.5" hot swap	4 (6G SATA/12G SAS/ PCIe x4 NVMe)		Network Controllers	Realtek RTL8211E GbE for BMC dedicated management port (NCSI shared NIC - reserved for OCP & I210 by jumper setting)	
Drive Bays	Internal	2.5" OS	2			reserved for ear a figure by jumper seating)	
	IIILEIIIAI	M.2	2 x M.2(NGFF)/M-Key/2280		Graphics	Aspeed AST2500 Advanced PCIe Graphics & Remote Management Processor • PCIe VGA/2D Controller • 1920x1200@60Hz 32bpp	
Backplane		TA/SAS/NVMe 1 (Slimline 8i) co	packplane with 1 x SFF-8643 +				
Expansion Slots	PCle 4.0		le Gen4 X16 slots + P V3.0				
	LAN	1 x GbE RJ45 dedicated to BMC management		System	Remote Manag  Baseboard Mar	AST2500 Advanced PCIe Graphics & ement Processor nagement Controller	
Rear I/O	USB	2 x USB 3.2 Gen 1x1 Type A in double-stack connectors		Management		m Interface 2.0 (IPMI 2.0) direction, IPMI over LAN, Serial over LAN	
	VGA	1 x VGA DB15		Environmental Specifications	Operating temp	ature: -10°C(14°F) ~ 60°C(140°F) erature: 0°C(32°F) ~ 35°C(95°F) ng humidity: 5%~95% non-condensing	
	Serial Port 1 x external COM port phone jack			Gross Weight	(w/ PSU & Rail)	kgs : 20	
TPM Support	2.0 onboard				,	lbs : 44	
Power Supply	750W/1100W	/ 1+1 redundan	power supply 80+ Platinum	Packaging	(W x D x H)	mm : 615 x 1025 x 274	
System Cooling		m easy swap fa	ns	Dimensions		inches : 24 x 40 x 10.8	
System Cooling	• 1 x 40x28m	m fan		Mounting	Standard	28" tool-less slide rail	



OCP does not support standby mode.

# 1.3 System Block Diagram




## 1.4 Features

SB101-TU is a reliable 1U storage server barebone with 4 hot swap drives bays. This product is designed to accommodate the AIC-patented serverboard, Tucana, which supports two Intel® Xeon® Scalable Processors and 16 DDR4 DIMM to offer greater performance, efficiency and utility for our customers. Featuring Intel® C621A Series Chipset, which is emphasized for its accelerated speed and expansion, this product enhances these advantages by integrating flexible IO usage and system expansion into to provide greater bandwidth and utilization.

In addition to the noteworthy features of the barebone, SB101-TU provides immediate and efficient management with Onboard Baseboard Management Controller and greater I/O extension. Featuring IPMI 2.0 and Aspeed AST2500 Advanced PCIe Graphics, the server board offers support for iKVM, Media Redirection, Smash Support, IPMI over LAN and Serial over LAN.

- Supports 3rd Gen Intel® Xeon® Scalable Processors for highest server performance and improved power efficiency
- Supports 16 DDR4 DIMM slots for maximum memory performance
- Supports up to 2 x16 lanes, 4 slimline x8, 1 OCP 3.0 of PCIe Gen4 expansions
- Onboard Baseboard Management Controller for system management and IPMI control
- Embedded components for 5+ year long life


# **Front Panel**



System LED Indicator and switch


Item	Description	Item	Description
	Power Button	品	LAN LED
-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Power Status LED		System Reset Button
	Drive Activity LED		System Fault LED
	System ID Button		System ID LED

# **Rear Panel**



Item	Description
1	750W/1100W 1+1 redundant power supply 80+ Platinum
2	1 x external COM port phone jack
3	1 x VGA port
4	1 x GbE RJ45 dedicated to BMC management port
5	2 x USB 3.2 Gen1x1 Type A in double-stack port
6	OCP 3.0 slot
_	PCIe Gen4 x16 slot via riser card
'	(FH I/O bracket with HHHL add-in card supporting)

# **Top View**



Item	Description
1	750W/1100W 1+1 redundant power supply 80+Platinum
2	6 x 40x56mm easy swap fans
3	1 x 40x28mm fan

# Chapter 2. Hardware Setup

This chapter provides the graphic detail and basic instruction for hardware installation. Turn off the system and unplug all peripheral devices before proceeding.

# 2.1 Central Processing Unit

The serverboard supports dual Xeon scalable processors and Socket P4 (LGA-4189).

## 2.1.1 Installation

To ensure a safe and easy setup, you need to prepare before installation:

- ☑ a T30 torque screwdriver
- ☑ ESD wrist strap/mat and conductive foam pad
- ☑ Safe and stable environment



#### **CAUTION**

The pins of the processor socket are vulnerable and easily susceptible to damage if fingers or any foreign objects are pressed against them. Please keep the socket protective cover on when the processor is not installed.




#### **CAUTION**

When unpacking a processor, hold the processor only by its edges to avoid touching the contacts.

## Standard Processor Assembly:


A standard processor assembly is comprised of 5 components: processor carrier, processor, bolster plate assembly, socket and back plate.






# Procedure:

① Remove the dust cover. Push the tab inward on both sides to remove.



 $\ensuremath{@}$  Remove the Pnp cap from the socket. Press the tabs on both sides to remove.





③ Insert the CPU into the CPU carrier. Carefully align and insert on side of the CPU and then the other.




# **NOTE**


Must ensure to match the direction and pin of the CPU with the carrier. Refer to the placement of pin 1.





Attach the heat sink onto the CPU carrier. Hook the corners of the CPU carrier to the back side of the heat sink.






Heat sink back side


⑤ Install the assembled heat sink and CPU carrier onto the CPU socket. Please use a T-30 torque driver tighten the nuts in the four corners of the heat sink labeled in the order  $1 \rightarrow 2 \rightarrow 3 \rightarrow 4$ .



## **CAUTION**


Failure to tighten the heat sink screws in the specified order may cause damage to the processor socket assembly. Heat sink screws is recommended to be tightened to 8 inlbs torque, but can be tightened to 12 in-lbs torque according to the indicated order on the top of the heatsink label.






10

© Press the rotating wire located on the four corners of the heat sink to latch position to secure the heat sink.





Latched postion



# 2.2 System Memory

#### 2.2.1 Placement


The DIMMs are displayed on the Tucana board as JDIMM1/JDIMM2/JDIMM3/JDIMM4/JDIMM5/JDIMM6/JDIMM7/JDIMM8/JDIMM9/JDIMM10/JDIMM11/JDIMM12/JDIMM13/JDIMM14/JDIMM15/JDIMM16

# To ensure satisfactory performance, you need to:

☑ Verify the DIMM type:

This product supports DDR4 RDIMM/LRDIMM

✓ Verify if all of the DIMMs installed are of the same DIMM type to avoid memory failure and loss of performance speed.



# 2.2.2 DIMM Population



## **NOTE**

Rules to abide by before installation:

- Must install at least one DDR4 DIMM per socket.
- If only one DIMM is populated in a channel, you must install it in the slot furthest away from the CPU.
- Must populate DIMM0 before DIMM1.



The symbol # in the graph below indicates that the DIMM slot is populated.

# 1 CPU Configuration

Placement		DIMM Number					
		1	2	4	6	8	
	JDIMM1		#	#	#	#	
	JDIMM2	#			#	#	
	JDIMM4				#	#	
CDUO	JDIMM3			#		#	
CPU0	JDIMM7			#		#	
	JDIMM6				#	#	
	JDIMM5		#	#	#	#	
	JDIMM8				#	#	

# 2 CPU Configurations


Placement		DIMM Number					
		1	2	4	6	8	
	JDIMM1		#	#	#	#	
	JDIMM2	#			#	#	
	JDIMM4				#	#	
CPU0	JDIMM3			#		#	
CPUU	JDIMM7			#		#	
	JDIMM6				#	#	
	JDIMM5		#	#	#	#	
	JDIMM8				#	#	
Plac	cement	1	2	4	6	8	
	JDIMM9		#	#	#	#	
	JDIMM10	#			#	#	
	JDIMM12				#	#	
CPU1	JDIMM11			#		#	
CPUI	JDIMM15			#		#	
	JDIMM14				#	#	
	JDIMM13		#	#	#	#	
	JDIMM16				#	#	

# 2.2.3 Installation


**Step 1** Unlock the DIMM socket by pressing the retaining clip outward.



**Step 2** Insert the memory module into the slot. Make sure that the DIMM notch is accurately positioned.




**Step 3** Close the retaining clip to complete installation.



# 2.3 Top Cover


- ① Loosen the captive screws on the chassis.
- ② Push the top cover towards the rear panel.
- 3 Lift the top cover upward to remove.



# 2.4 Power Supply Unit

## 2.4.1 Installation

- ① Press the ejector to release the module.
- ② Pull the handle to remove the module out of the chassis.
- ③ Push the replaced power supply unit into the chassis. Ensure that the module is hooked into the cage.




#### 2.4.2 LED Indicator

Color	Behavior	Description	
Green	Solid	Output on and working normally.	
Green	Blinking, 1Hz	Only 5Vsb (PS off) or PSU is in cold redundant state.	
	Solid	Power supply critical event causing a shutdown; AC cord unplugged or AC power lost, failure, OCP, OVP, fan fail.	
Amber	Blinking, 1Hz	Power supply warning events where the power supply continues to operate high temp, high power, high current, slow fan.	



# 2.5 Fan

- ① Remove the top cover from the chassis. Please refer to <u>Section 2.4 Top Cover</u>.
- ② Unplug the fan cables and connectors from the server board.
- 3 Pull the top fan out of the chassis.







# 2.6 Disk Drive

# 2.6.1 Disk Drive: 2.5-inch (NVMe/SATA)

- ① Press the ejector on the tray to release the handle.
- ② Pull the tray handle completely outward.
- 3 Pull the drive tray out of the chassis.



④ Insert the disk drive into the tray. Ensure that the dimples on the tray match the disk drive. For additional assurance, fasten the screws \* 4 on the tray to secure the disk drive.




- Solution Push the tray with the installed disk drive into the end of the drive slot in the chassis.
- © Close the tray handle.

# 2.6.2 LED Indicator

Indicator	Color	Behavior	Description	
	Blue	On	HDD is present.	
HDD Activity		Blinking	HDD Activity is detected.	
,		Off	HDD is not connected or the system power is off.	
LIDD Fault/Ctatus	Red	On	HDD fault occurred or HDD is located.	
HDD Fault/Status	Reu	Blinking	HDD Rebuilt status.	
LLDS		Off	Normal	

# 2.6.3 Drive Slot Map

# Front Panel




Option 1			
SATA	SATA	SATA	SATA

Option 2				
	SATA/NVMe	SATA/NVMe	SATA/NVMe	SATA/NVMe


# 2.7 M.2 SSD (NGFF) Card

- ① Remove the top cover from the chassis. Please refer to <u>Section 2.3 Top Cover</u>.
- ② Align and insert the M.2 card into the socket. Ensure the size of your M.2 card match the corresponding standoff on the serverboard.
- 3 Fasten the screws to complete setup.



# 2.8 Riser Card

- ① Remove the top cover from the chassis. Please refer to Section 2.3 Top Cover.
- ② Pull the riser card bracket upward to remove.
- ③ Push the replaced riser card into the appropriate card slot. Ensure that the card is properly aligned.



# 2.9 OCP 3.0 Ethernet adapter



#### **CAUTION**

Make sure that all server power cords are disconnected from their power sources before performing this procedure.

#### Attention:


- Power off the server and disconnect all power cords for this task.
- Prevent exposure to static electricity, which might lead to system halt and loss of data, by keeping static-sensitive components in their static-protective packages until installation, and handling these devices with an electrostatic-discharge wrist strap or other grounding system.
- ① Turn off the power of server. Remove the metal cover of OCP 3.0 slot.




② Push the OCP 3.0 Ethernet adapter to insert it into the connector on the motherboard.



3 Fasten the thumbscrew to secure the card.




For the type of the internal OCP card, to prevent the damage of accidentally pulling out
 the OCP card tray, use the M2 screws to lock the OCP card onto the guide rail.





The M2 screws are in the accessory bag.

- © Connect the cables to the OCP 3.0 Ethernet adapter.
- ⑥ Change PCIe setting in BIOS setup. Depend on the OCP card then setting its root port's bifurcation. Set Socket configuration → IIO configuration → Socket0 configuration → IOU0 (IIO PCIe port 1) to x8x8 or x4x4x4x4 or keeping the default x16



10G	PN	
OCP module (Dual port Intel X550-AT2 10G Base-T)	M04-1399-016	M06 1200 000
HBA mezzanine card	DB-A00000273	M06-1399-009

# 2.10 Slide Rail

#### NOTE




This section provides a basic instruction for mounting the slide rail onto the system. Tool-less rails vary per order. The rail in this manual may not exactly match the rail for your system. Please refer to the specifications or quick installation guide that came with your purchased product.

#### **CAUTION**



They rack may tilt and fall due to incorrect installation or placed on uneven grounds. The rack must be placed in a flat surface before you begin to slide the system barebone in for servicing.


- 1. Pull the inner rail out of the slide rail until it clicks.
- 2. Detach the inner rail completely from the slide rail by pulling the white tab forward.




3. After the inner rail is dislodged, adjust the middle rail back to its original position by pushing the tab on the middle rail.



4. Install the inner rail onto the system barebone. Lock the keyholes and secure the screws on sides of the system.




5. Continue installing the outer rail bracket to the mounting frame. Attach the outer rail assembling to the frame and press the bracket to form a rack on both ends. Repeat to fully mount the bracket assembly on the other side.



Attach and press bracket.

bracket secured.

6. Pull out the middle channel until the ball bearing retainer is locked forward.






#### **NOTE**

Verify ball bearing retainer is locked forward.

7. Slide the release tab and push barebone into rack. Make sure the barebone is completely installed onto the rack.






This information is provided for professional technicians only.


# **Chapter 3. Hardware Settings**

This section provides illustrations that display the internal jumpers, connectors, and system LED indicators on the Tucana motherboard. The motherboard layout and essential connectors are listed below for your reference.

## 3.1 Block Diagram



## 3.2 Placement




## 3.3 Content List

Port/Slot/Socket		Port/Slot/Socket		
RJ45 Port	JLAN1	Battery	JBAT	
USB 3.0 Type A Port	JUSB1	SPI BMC Socket	JSPI_BMC	
COM Dowt	100M1	COM Part Hander	JCOM1_INT	
COM Port	JCOM1	COM Port Header	JCOM2	
	PCIE1			
PCIE 4.0 Slot	PCIE2	VGA Connector	JVGA	
	PCIE4			
PCIE 4.0 Slot	PCIE3	OCP 3.0 Connector	JOCP	
PGIE 4.0 SIOL	PCIE5	OCF 3.0 Connector	JUCP	
SPI BIOS Socket	JSPI_BIOS			
Connector	Placement	Connector	Placement	
LCM Header	JLCM	Power Supply Connector	JPWR1	
BMC Buzzer	JBUZZER	SATA Connector	SATA1 SATA2	
PLD QSD Header	JQSD	Power Supply Connector	JPWR_12VSB	
BMC Debug Port Header	JBMC_DP	PMBUS Header	JPMBUS	
I210 MDI Header	JLAN2_INT	Power Supply Connector	JPWR2 JPWR3 JPWR4	
PCH SGPIO Header	JSSGPIO JSGPIO	BMC I2C10 Header	JBMC	
Chassis Intrusion	JINTRUDER	Fan Connector	JFAN1 JFAN2 JFAN3 JFAN4 JFAN5 JFAN6	
LPC Debug Port Header	JLPC_DP	Front I/O USB Header	JUSB2_INT	
Speaker	JSPKR	CPU PCIe Hot Plug Header	JPEHP	
VROC Key Header	JRAID_KEY	SFF-8654 Connector (PCIe 4.0)	J9 J10 J13 J14	
External Thermal Sensor Header	JTP_SEN1 JTP_SEN2	Front Panel Header	JFRONT	
CPU XDP Header	JCPU_XDP	M.2 (2280) Connector	J7 J8	
PCH GPIO Header	JPCH_GPI0	IPMB Header	JIPMB	
VRM SMB Header	JSMB_VR	PLD Download Header	JPLD	
SATA DOM Power Header	JDOM_PWR1 JDOM_PWR2	BMC GPIO Header	JBMC_GPIO	
SFF-8654 Connector (PCle 3.0/SATA3)	J12			


Jumper	Placement	Jumper	Placement
J12 SSD1 PCIE/SATA Select Jumper	J15	BIOS Recovery Mode Jumper	J6
J12 SSD2 PCIE/SATA Select Jumper	J16	BMC Reset Jumper	JBMC_RST
No Reboot (Watch Dog) Jumper	J1	BMC ARM Disable Jumper	JBMC_DIS
BMC Debug Port Select Jumper	J2	CMOS Jumper	JCMOS
ME Force Recovery Mode Jumper	J3	PECI Master Select Jumper	JPECI
BMC SoC Flash Configuration Jumper	J4	BMC NCSI Select Jumper	JNCSI_SEL
Flash Descriptor Security Override Jumper	J5		

## 3.4 External Port



	Item
1	COM by Phone Jack
2	2 * USB 3.2 Gen1x1
3	RJ45 for BMC management

### **LAN LED Indicator**




Item	Color	Behavior	
	Green (blinking)	Activity detected.	
Activity/Link LED	Off	Not active, LAN cable no connect.	
	On	Link.	
	Off	10M bps connection or no link.	
Speed LED	Green	100M bps connection.	
	Orange	1G bps connection.	


## 3.5 Connector Definition

LCM Header (JLCM)

This is a 5-pin header that supports the LCM(LCD Module).

1	SW_PWR_BTN#
2	SW_RST_BTN#
3	TXD
4	RXD
5	GND







PLD QSD Header (JQSD)

This is a 2x5-pin header that supports PLD(Programmable Logical Device) debug.


+3.3V_DUAL	2	1	QSD_CLK
GND	4	3	QSD_LD#
SMB_SCL	6	5	QSD_DI
SMB_SDA	8	7	QSD_DO
MCU_PRSNT#	10	9	GND






BMC Debug port Header (JBMC\_DP) This is a 3-pin connector that supports BMC debug.

1	SPE_TXD
2	SPE_RXD
3	GND







I210 MDI Header (JLAN2\_INT)

This 2x4-pin header is used to provide I210 MDI(Media Dependent Interface) functionality.

MDI_DN2	2	1	MDI_DP3
MDI_DP2	4	3	MDI_DN3
MDI_DN1	6	5	MDI_DP0
MDI_DP1	8	7	MDI_DN0







PCH SGPIO Header (JSSGPIO & JSGPIO)

This is a 6-pin connector that is used to control general device data.

1	GND
2	DATA1
3	DATA0
4	LOAD
5	CLOCK
6	+3.3V






Chassis Intrusion (JINTRUDER)

This is a 2-pin connector that supports chassis security.


JINTRUDER	Se	etting
Short	Case open	
Open	Enable	Default






LPC Debug Port Header (JLPC\_DP)
This is a 2x6-pin header for low pin count debug.


CLK_24M	2	1	GND
LFRAME_N	4	3	PIRQA
PLTRST_N	6	5	SERIRQ
LAD3	8	7	LAD2
+3.3V	10	9	LAD1
LAD0	12	11	GND






VROC Key Header (JRAID\_KEY)
This is a 4-pin key that supports VROC
(Intel® Virtual RAID on CPU), specifically
used for NVMe SSDs.

1	GND
2	+3.3V_DUAL
3	GND
4	PCH_GPP_C10






## PCH GPIO Header (JPCH\_GPIO)

This is a 3-pin header defines an input and output signal to the platform controller hub.

1	PCH_GPP_C16
2	PCH_GPP_C17
3	GND






VRM SMB Header (JSMB\_VR)


This is a 3-pin SMBus header that supports VRM (Voltage Regulator Module).


1	SMB_VR_DAT
2	GND
3	SMB_VR_CLK







SATA DOM Power Header (JDOM\_PWR1 & JDOM\_PWR2) This is a 2-pin header that supplies power to SATA DOM.






Power Supply Connector (2x10-pin) (JPWR1) This is a 2x10-pin connector that provides the motherboard with power.









Power Supply Connector (2x2-pin) (JPWR\_12VSB) (option)

This is a 2x2-pin connector that provides the motherboard with power.

+12VSB	3	1	GND
+12VSB	4	2	GND








### PMBUS Header (JPMBUS)

This is a 5-pin header that is used to control power supplies.

- 1 SMB\_PMBUS\_CLK
- 2 SMB\_PMBUS\_DATA
- 3 PMBUS\_ALERT\_N
- 4 GND
- 5 5VSB









Fan Header (JFAN1~6)

This is a 4-pin connector that connects fan to motherboard.


1	GND
2	+12V
3	TACH
4	PWM






Front I/O USB Header (JUSB2\_INT)
This is a 2x10-pin header that supports
USB in the front panel.


KEY (no pin)	20	1	+5V
+5V	19	2	USB3_P03_ESD_RXN
USB3_P04_ESD_RXN	18	3	USB3_P03_ESD_RXP
USB3_P04_ESD_RXP	17	4	GND
GND	16	5	USB3_P03_ESD_TXN
USB3_P04_ESD_TXN	15	6	USB3_P03_ESD_TXP
USB3_P04_ESD_TXP	14	7	GND
GND	13	8	USB2_P03_ESD_DN
USB2_P04_ESD_DN	12	9	USB2_P03_ESD_DP
USB2_P04_ESD_DP	11	10	USB2_0C2_N






CPU PCIe Hot Plug Header (JPEHP)
This is a 2x4-pin header that provides CPU
PCIe hot plug.

SMB_CPU1_SDA	2	1	SMB_CPU0_SDA
GND	4	3	GND
SMB_CPU1_SCL	6	5	SMB_CPU0_SCL
SMB_CPU1_ALERT#	8	7	SMB_CPU0_ALERT#







Front Panel Header (JFRONT)

This is a 2x12-pin header that supports the management of switches and controls from the front panel.

+3.3V_DUAL 2 1 PWR_LED+	<u>.</u>			
UID_LED# 6 5 SYS_HEALTH#2 8 7 +3.3V SYS_HEALTH#1 10 9 HDD_LED# LAN1_LINK_UP 12 11 SW_PWR_BTN# LAN1_TRAFFIC 14 13 GND	+3.3V_DUAL	2	1	PWR_LED+
SYS_HEALTH#2	+5VSB	4	3	KEY (no pin)
SYS_HEALTH#1 10 9 HDD_LED# LAN1_LINK_UP 12 11 SW_PWR_BTN# LAN1_TRAFFIC 14 13 GND	UID_LED#	6	5	PWR_LED-
LAN1_LINK_UP	SYS_HEALTH#2	8	7	+3.3V
LAN1_TRAFFIC	SYS_HEALTH#1	10	9	HDD_LED#
12C8SDA	LAN1_LINK_UP	12	11	SW_PWR_BTN#
12C8SCL	LAN1_TRAFFIC	14	13	GND
INTRUDER# 20 19 UID_SW_IN# LAN2_LINK_UP 22 21 +3.3V_DUAL	I2C8SDA	16	15	SW_RST_BTN#
LAN2_LINK_UP 22 21 +3.3V_DUAL	I2C8SCL	18	17	GND
	INTRUDER#	20	19	UID_SW_IN#
LAN2_TRAFFIC 24 23 FP_NMI_BTN	LAN2_LINK_UP	22	21	+3.3V_DUAL
	LAN2_TRAFFIC	24	23	FP_NMI_BTN







IPMB Header (JIPMB)

This is a 1x4-pin header is used to provide IPMB functionality.


1	IPMB_SDA
2	GND
3	IPMB_SCL
4	N.C.






PLD Download Header (JPLD)
This 2x4-pin header is that supports
PLD(Programmable Logical Device)
download cable.

GND	2	1	JTAG_TCK
+3.3V_DUAL			JTAG_TD0
JTAG_EN	6	5	JTAG_TMS
FORCE_EN	8	7	JTAG_TDI







BMC GPIO Header (JBMC\_GPIO)

This is a 1x6-pin header is used to provide BMC GPIO(General Purpose Input and Output).

1	EXTRST#
2	BMC_GPY1
3	BMC_GPY0
4	12C9SDA
5	I2C9SCL
6	GND







## 3.6 Jumper Definition

J12 SSD1 PCIE/SATA Select Jumper (J15) This is a 3-pin jumper that configures PCIE/SATA SSD1.

J15	Setting		
Pin1-2	SATA	Default	
Pin2-3	PCIe X4		






J12 SSD2 PCIE/SATA Select Jumper (J16) This is a 3-pin jumper that configures PCIE/SATA SSD2.

J16	Setting		
Pin1-2	SATA	Default	
Pin2-3	PCIe X4		






No Reboot (Watch Dog) Jumper (J1) This is a 2-pin jumper that enables the watchdog timer without reboot.

J1	Setting	
Short	Enable	
Open	Disable	Default






BMC Debug Port Select Jumper (J2) This is a 2-pin jumper that configures BMC debug port.

J2	Setting	
Short	JCOM1	
Open	JBMC_DP	Default






ME Force Recovery Mode Jumper (J3) This is a 2-pin jumper that enables ME firmware to recovery mode.

J3	Setting	
Short	ME Recovery Mode	
Open	Normal	Default






BMC SoC Flash Configuration Jumper (J4) This is a 2-pin jumper that enables BMC SOC Flash.

J4	Setting	
Short	Enable	
Open	Disable	Default






Flash Descriptor Security override Jumper (J5) This is a 2-pin jumper that enables the override of flash descriptor.

J5	Setting	
Short	Flash Security	
311011	override	
Open	Normal	Default






BIOS Recovery Mode Jumper (J6)

2-pin jumper that enables the recovery of the last functional version of BIOS.

J6	Setting	
Short	BIOS Recovery Mode	
Open	Normal	Default






BMC Reset Jumper (JBMC\_RST)

This is a 2-pin jumper that reboots the BMC.

JBMC_RST	Setting	
Short	Reset BMC	
Open	Normal	Default






BMC ARM Disable Jumper (JBMC\_DIS) This is a 2-pin jumper that disables BMC ARM support.

JBMC_DIS	Setting	
Short	Disable	
Open	Normal	Default






CMOS Jumper (JCMOS) This is a 3-pin jumper that resets BIOS changes to default value.

JCMOS	Setting	
Pin1-2	Normal	Default
Pin2-3	Clear CMOS	






PECI Master Select Jumper (JPECI) This is a 3-pin jumper that enables PECI access to BMC for DTS (Digital Thermal Sensor).

<b>J</b> PECI	Setting	
Pin1-2	PCH	Default
Pin2-3	BMC	






BMC NCSI Select Jumper (JNCSI\_SEL)


This is a 3-pin jumper that enables connection between BMC and other NICs.

JNCSI_SEL	Setting	
Pin 1-2	1210	Default
Pin 2-3	0CP	





## 3.7 Internal LED




Item	Color	Behavior
BMC HEART BEAT LED	Green (Blinking)	BMC activity is detected.
BIVIC HEART BEAT LED	Green	BMC is not active.
PLD HEART BEAT LED	Green (Blinking)	PLD activity is detected.
PLD HEART BEAT LED	Green	PLD is not active.
SYSTEM PG LED	Green	System power good is ready.
	Off	System power good is not ready.
RSMRST PG LED	Yellow	Resume Well Reset is ready.
KOWKOT PG LED	Off	Resume Well Reset is not ready.
	Yellow (LED7)	Link speed: 1G.
LAN2 (I210) LED	Green (LED8)	Link speed: 100M.
	Green (LED6)	LAN is active.


## 3.8 Drive Backplane: 4 Bay

## 3.8.1 Placement

Top view



#### Bottom view



#### 3.8.2 Connector

Connector	Description	Function
CN1-CN4	SFF-8639	PCIE4.0 / SAS3.0 / SATA2.0
CN500/CN501	SFF-8654	PCIE4.0
CN502	SFF-8643	SAS3.0 / SATA2.0
J503	2 x 4 Pin 2.54mm Box Header	SGPIO / UBM2 / BMC I2C
J506	2 x 4 Pin 2.54mm Box Header	SSGPIO / UBM0 / BMC I2C
J504	2 x 4 Pin 2.54mm Box Header	PCIE Hot-Plug SMBus
J500	1 x 6 Pin 1.25mm Box Header	SKU-B UBM
J501	1 x 6 Pin 1.25mm Box Header	SKU-B UBM
J502	1 x 6 Pin 1.25mm Box Header	SKU-B UBM
J505	1 x 6 Pin 1.25mm Box Header	SKU-B UBM
JPWR	2 x 3 Pin 4.2mm ATX Power Connector	Power

#### SFF-8639 Connector Pin-out (CN1)

#### E7 REFCLK\_DP0 GND S1 SATA\_TX\_DP0 S2 E8 REFCLK\_DN0 SATA\_TX\_DN0| S3 | E9 |GND GND S4 E10 PCIE\_TX\_DP0 SATA\_RX\_DN0 S5 E11 PCIE\_TX\_DN0 SATA\_RX\_DP0 | S6 | E12 | GND GND S7 E13 PCIE\_RX\_DN0 N.C. E1 E14 PCIE\_RX\_DP0 N.C. E2 E15 GND +3.3V E3 E16 N.C. E4 S8 GND N.C. SSD\_PCIE\_RST\_N0 E5 S9 N.C. SSD\_IFDET2\_N0 E6 S10 N.C. N.C. P1 S11 GND N.C. P2 S12 N.C. BP\_PWRDIS\_Q0 P3 S13 N.C. SSD\_IFDET0\_N0 P4 S14 GND GND P5 S15 N.C. GND P6 S16 GND P5V\_0 P7 S17 PCIE\_TX\_DP1 P5V\_0 P8 S18 PCIE\_TX\_DN1 P5V\_0 P9 S19 GND SSD\_PRSNT\_N0 P10 S20 PCIE\_RX\_DN1 SSD\_ACT\_LED0 P11 S21 PCIE\_RX\_DP1 GND P12 S22 GND P12V\_0 P13 S23 PCIE\_TX\_DP2 P12V\_0 P14 S24 PCIE\_TX\_DN2 P12V\_0 P15 S25 GND S26 PCIE\_RX\_DN2 S27 PCIE\_RX\_DP2 S28 GND E17 PCIE\_TX\_DP3 E18 PCIE\_TX\_DN3 E19 GND E20 PCIE\_RX\_DN3 E21 PCIE\_RX\_DP3 E22 GND E23 SMB\_SSD\_CLK0 E24 SMB\_SSD\_DAT0 E25 +3.3V

#### SFF-8639 Connector Pin-out (CN2)

GND	S1	E7	REFCLK_DP1
SATA_TX_DP1	S2	E8	REFCLK_DN1
SATA_TX_DN1	S3	E9	GND
GND	S4	E10	PCIE_TX_DP4
SATA_RX_DN1	S5	E11	PCIE_TX_DN4
SATA_RX_DP1	S6	E12	GND
GND	S7	E13	PCIE_RX_DN4
N.C.	E1	E14	PCIE_RX_DP4
N.C.	E2	E15	GND
+3.3V	E3	E16	N.C.
N.C.	E4	S8	GND
SSD_PCIE_RST_N1	E5	S9	N.C.
SSD_IFDET2_N1	E6	S10	N.C.
N.C.	P1	S11	GND
N.C.	P2	S12	N.C.
BP_PWRDIS_Q1	P3	S13	N.C.
SSD_IFDET0_N1	P4	S14	GND
GND	P5	S15	N.C.
GND	P6	S16	GND
P5V_1	P7	S17	PCIE_TX_DP5
P5V_1	P8	S18	PCIE_TX_DN5
P5V_1	P9	S19	GND
SSD_PRSNT_N1	P10	S20	PCIE_RX_DN5
SSD_ACT_LED1	P11	S21	PCIE_RX_DP5
GND	P12	S22	GND
P12V_1	P13	S23	PCIE_TX_DP6
P12V_1	P14	S24	PCIE_TX_DN6
P12V_1	P15	S25	GND
		S26	PCIE_RX_DN6
		S27	PCIE_RX_DP6
		S28	GND
		E17	PCIE_TX_DP7
		E18	PCIE_TX_DN7
		E19	GND
		E20	PCIE_RX_DN7
		E21	PCIE_RX_DP7
		E22	GND
		E23	SMB_SSD_CLK1
		E24	SMB_SSD_DAT1
		E25	+3.3V

#### SFF-8639 Connector Pin-out (CN3)

#### E7 REFCLK\_DP2 GND S1 SATA\_TX\_DP2 S2 E8 REFCLK\_DN2 SATA\_TX\_DN2 S3 | E9 |GND GND S4 E10 PCIE\_TX\_DP8 SATA\_RX\_DN2 S5 E11 PCIE\_TX\_DN8 SATA\_RX\_DP2 | S6 | E12 | GND GND S7 E13 PCIE\_RX\_DN8 N.C. E1 E14 PCIE\_RX\_DP8 N.C. E2 E15 GND +3.3V E3 E16 N.C. E4 S8 GND N.C. SSD\_PCIE\_RST\_N2 E5 S9 N.C. SSD\_IFDET2\_N2 E6 S10 N.C. N.C. P1 S11 GND N.C. P2 S12 N.C. BP\_PWRDIS\_Q2 P3 S13 N.C. SSD\_IFDET0\_N2 P4 S14 GND GND P5 S15 N.C. GND P6 S16 GND P5V\_2 P7 S17 PCIE\_TX\_DP9 P5V\_2 P8 S18 PCIE\_TX\_DN9 P5V\_2 P9 S19 GND SSD\_PRSNT\_N2 P10 S20 PCIE\_RX\_DN9 SSD\_ACT\_LED2 P11 S21 PCIE\_RX\_DP9 GND P12 S22 GND P12V\_2 P13 S23 PCIE\_TX\_DP10 P12V\_2 P14 S24 PCIE\_TX\_DN10 P12V\_2 P15 S25 GND S26 PCIE\_RX\_DN10 S27 PCIE\_RX\_DP10 S28 GND E17 PCIE\_TX\_DP11 E18 PCIE\_TX\_DN11 E19 GND E20 PCIE\_RX\_DN11 E21 PCIE\_RX\_DP11 E22 GND E23 SMB\_SSD\_CLK2 E24 SMB\_SSD\_DAT2 E25 +3.3V

#### SFF-8639 Connector Pin-out (CN4)

GND		E7	REFCLK_DP3
SATA_TX_DP3		E8	REFCLK_DN3
SATA_TX_DN3		E9	GND
GND	S4	E10	PCIE_TX_DP12
SATA_RX_DN3		E11	PCIE_TX_DN12
SATA_RX_DP3	S6		GND
GND	S7		PCIE_RX_DN12
N.C.	E1	E14	PCIE_RX_DP12
N.C.	E2	E15	GND
+3.3V	E3	E16	N.C.
N.C.	E4	S8	GND
SSD_PCIE_RST_N3	E5	S9	N.C.
SSD_IFDET2_N3	E6	S10	N.C.
N.C.	P1	S11	
N.C.	P2	S12	N.C.
BP_PWRDIS_Q3	P3	S13	N.C.
SSD_IFDET0_N3	P4	S14	GND
GND	P5	S15	N.C.
GND	P6	S16	GND
P5V_3			PCIE_TX_DP13
P5V_3	P8		PCIE_TX_DN13
P5V_3	P9	S19	GND
SSD_PRSNT_N3	P10	S20	PCIE_RX_DN13
SSD_ACT_LED3	P11	S21	PCIE_RX_DP13
GND	P12	S22	GND
1			PCIE_TX_DP14
P12V_3	P14	S24	PCIE_TX_DN14
P12V_3	P15	S25	GND
		S26	PCIE_RX_DN14
		S27	PCIE_RX_DP14
		S28	GND
			PCIE_TX_DP15
		E18	PCIE_TX_DN15
		E19	GND
		E20	PCIE_RX_DN15
		E21	PCIE_RX_DP15
		E22	GND
		E23	SMB_SSD_CLK3
		E24	SMB_SSD_DAT3
		E25	+3.3V

#### SFF-8654 Connector Pin-out (CN500)

#### GND B1 A1 GND A2 PCIE\_TX\_DP7 PCIE\_RX\_DP7 B2 A3 PCIE\_TX\_DN7 PCIE\_RX\_DN7 B3 GND B4 A4 GND PCIE\_RX\_DP6 B5 A5 PCIE\_TX\_DP6 PCIE\_RX\_DN6 B6 A6 PCIE\_TX\_DN6 GND B7 A7 GND PCIE\_BP\_TYPE0 B8 A8 SMB\_CPU\_CLK0 SMB\_CPU\_RST0 B9 A9 SMB\_CPU\_DAT0 GND B10 A10 GND REFCLK\_DP0 B11 A11 PCIE\_RST\_N0\_R REFCLK\_DN0 B12 A12 SSD\_INSERT\_N0 GND B13 A13 GND PCIE\_RX\_DP5 B14 A14 PCIE\_TX\_DP5 PCIE\_RX\_DN5 B15 A15 PCIE\_TX\_DN5 GND B16 A16 GND PCIE\_RX\_DP4 B17 A17 PCIE\_TX\_DP4 PCIE\_RX\_DN4 B18 A18 PCIE\_TX\_DN4 GND B19 A19 GND PCIE\_RX\_DP3 B20 A20 PCIE\_TX\_DP3 PCIE\_RX\_DN3 B21 A21 PCIE\_TX\_DN3 GND B22 A22 GND PCIE\_RX\_DP2 B23 A23 PCIE\_TX\_DP2 PCIE\_RX\_DN2 B24 A24 PCIE\_TX\_DN2 GND B25 A25 GND PCIE\_BP\_TYPE1 B26 A26 SMB\_CPU\_CLK1 SMB\_CPU\_RST1 B27 A27 SMB\_CPU\_DAT1 GND B28 A28 GND REFCLK\_DP1 B29 A29 PCIE\_RST\_N1\_R REFCLK\_DN1 B30 A30 SSD\_INSERT\_N1 GND B31 A31 GND PCIE\_RX\_DP1 B32 A32 PCIE\_TX\_DP1 PCIE\_RX\_DN1 B33 A33 PCIE\_TX\_DN1 GND B34 A34 GND PCIE\_RX\_DP0 B35 A35 PCIE\_TX\_DP0 PCIE\_RX\_DN0 B36 A36 PCIE\_TX\_DN0 GND B37 A37 GND

#### SFF-8654 Connector Pin-out (CN501)

GND		A1	GND
PCIE_RX_DP15		A2	PCIE_TX_DP15
PCIE_RX_DN15	В3	A3	PCIE_TX_DN15
GND	B4	A4	GND
PCIE_RX_DP14	B5	A5	PCIE_TX_DP14
PCIE_RX_DN14	В6	A6	PCIE_TX_DN14
GND	В7	A7	GND
PCIE_BP_TYPE2	B8	A8	SMB_CPU_CLK2
SMB_CPU_RST2	B9	A9	SMB_CPU_DAT2
GND	B10	A10	GND
REFCLK_DP2	B11	A11	PCIE_RST_N2_R
REFCLK_DN2	B12	A12	SSD_INSERT_N2
GND	B13	A13	GND
PCIE_RX_DP13	B14	A14	PCIE_TX_DP13
PCIE_RX_DN13	B15	A15	PCIE_TX_DN13
GND	B16	A16	GND
PCIE_RX_DP12	B17	A17	PCIE_TX_DP12
PCIE_RX_DN12	B18	A18	PCIE_TX_DN12
GND	B19	A19	GND
PCIE_RX_DP11	B20	A20	PCIE_TX_DP11
PCIE_RX_DN11	B21	A21	PCIE_TX_DN11
GND	B22	A22	GND
PCIE_RX_DP10	B23	A23	PCIE_TX_DP10
PCIE_RX_DN10	B24	A24	PCIE_TX_DN10
GND	B25	A25	GND
PCIE_BP_TYPE3	B26	A26	SMB_CPU_CLK3
SMB_CPU_RST3	B27	A27	SMB_CPU_DAT3
GND	B28	A28	GND
REFCLK_DP3	B29	A29	PCIE_RST_N3_R
REFCLK_DN3	B30	A30	SSD_INSERT_N3
GND	B31	A31	GND
PCIE_RX_DP9	B32	A32	PCIE_TX_DP9
PCIE_RX_DN9	B33	A33	PCIE_TX_DN9
GND	B34	A34	GND
PCIE_RX_DP8	B35	A35	PCIE_TX_DP8
PCIE_RX_DN8	B36	A36	PCIE_TX_DN8
GND	B37	A37	GND

SFF-8643 Connector Pin-out (CN502)

GND	C1	A1	SATA_CLOCK
SATA_DATAOUT	C2	A2	BP_TYPE
	UZ	AZ	(SMB_SATA_DAT)
GND	C3	A3	GND
SATA_RX_DP1	C4	A4	SATA_TX_DP1
SATA_RX_DN1	C5	A5	SATA_TX_DN1
GND	C6	A6	GND
SATA_RX_DP3	C7	A7	SATA_TX_DP3
SATA_RX_DN3	C8	A8	SATA_TX_DN3
GND	C9	A9	GND
CTRL_TYPE	D1	B1	SATA_LOAD
(SMB_SATA_CLK)	וטן	ы	
SATA_DATAIN(TP)	D2	B2	GND
GND	D3	В3	GND
SATA_RX_DP0	D4	B4	SATA_TX_DP0
SATA_RX_DN0	D5	B5	SATA_TX_DN0
GND	D6	В6	GND
SATA_RX_DP2	D7	В7	SATA_TX_DP2
SATA_RX_DN2	D8	B8	SATA_TX_DN2
GND	D9	В9	GND

## **UBM Connector (J500)**

- 1 BP\_PWRDIS\_Q6
- 2 BP\_PWRDIS\_Q7
- 3 BP\_M4
- 4 BP\_M5
- 5 BP\_M6
- 6 BP\_M7

### **UBM Connector (J501)**

- 1 BP\_LED7
- 2 SSD\_RSTOUT\_N4
- 3 SSD\_RSTOUT\_N5
- 4 SSD\_RSTOUT\_N6
- 5 SSD\_RSTOUT\_N7
- 6 CPRSNT\_N2

### **UBM Connector (J502)**

- 1 BP\_PWRDIS\_Q4
- 2 BP\_PWRDIS\_Q5
- 3 BP\_M0
- 4 BP\_M1
- 5 BP\_M2
- 6 BP\_M3

## UBM Connector (J505)

BP_LRA
BP_LRF
BP_LRL
BP_LED4
BP_LED5
BP_LED6

## SGPIO / UBM0 / BMC I2C Connector (J506)

SSATA_DATAOUT	2	1	SMB_SATA_CLK0
SSATA_LOAD	4	3	SMB_SATA_DAT0
SSATA_CLOCK		5	UBM0_SCL
GND	8	7	UBM0_SDA

## SGPIO / UBM2 / BMC I2C Connector (J503)

SATA_DATAOUT	2	1	SMB_SATA_CLK1
SATA_LOAD	4	3	SMB_SATA_DAT1
SATA_CLOCK	6	5	UBM2_SCL
GND	8	7	UBM2_SDA

## PCIe Hot-Plug SMBus Connector (J504)

SMB_BP_SHP1_SCL	2	1	SMB_BP_SHP0_SCL
SMB_BP_SHP1_SDA	4	3	SMB_BP_SHP0_SDA
BP_SHPINT_OUT_N1	6	5	BP_SHPINT_OUT_N0
GND	8	7	lgnd

## 3.8.3 Dip Switch Setting

## SFF-8654 CPU SHP & BMC I2C Configuration (SW501)

SW2-15	SW1-16	Configuration
OFF	OFF	CPU0 SHP0 (Default)
OFF	OFF	CPU1 SHP1 (Default)
ON	ON OFF	CPU0 SHP0
ON		BMC I2C
OFF	OFF ON	BMC I2C
UFF		CPU1 SHP1
ON	ON	BMC I2C
ON	ON	BMC I2C

## SFF-8654 CPU SHP0 & SHP1 Configuration (SW501)

SW4-13	SW3-14	Configuration
OFF	OFF	CPU0 SHP0 NVMe [0:3]
OFF	OFF OFF	CPU0 SHP0 NVMe [4:7]
ON	N OFF	CPU0 SHP0 NVMe [0:3]
ON		CPU1 SHP1 NVMe [4:7]
OFF	ON	CPU1 SHP1 NVMe [0:3]
OFF		CPU0 SHP0 NVMe [4:7]
ON	ON	CPU1 SHP1 NVMe [0:3]
ON	ON	CPU1 SHP1 NVMe [4:7]

## SFF-8654 HBA UBM0 & UBM2 Configuration (SW501)

SW6-11	SW5-12	Configuration
OFF	FF OFF	HBA0 UBM0 NVMe [0:3]
UFF	UFF	HBA0 UBM0 NVMe [4:7]
ON	ON OFF	HBA0 UBM0 NVMe [0:3]
ON		HBA1 UBM2 NVMe [4:7]
OFF	ON	HBA1 UBM2 NVMe [0:3]
UFF		HBA0 UBM0 NVMe [4:7]
ON	ON ON	HBA1 UBM2 NVMe [0:3]
UN		HBA1 UBM2 NVMe [4:7]

## Vendor ID Configuration (SW502)

VENDOR_ID1 (LD7) SW8-9	VENDOR_ID0 (LD6) SW7-10	Configuration
OFF	OFF	UBM Only
OFF	ON	AVAGO SHP
ON	OFF	AMD / Microsemi SHP
ON	ON	INTEL VPP (Default)

#### AMD SHP0 address Configuration (SW502)

SHP0_ID2 (LD2) SW3-14	SHP0_ID1 (LD1) SW2-15	SHP0_ID0 (LD0) SW1-16	Configuration
OFF	OFF	OFF	0x50 / 0x52 (Default)
OFF	OFF	ON	0x54 / 0x56
OFF	ON	OFF	0x58 / 0x5A
OFF	ON	ON	0x5C / 0x5E
ON	OFF	OFF	0x60 / 0x62
ON	OFF	ON	0x64 / 0x66
ON	ON	OFF	0x68 / 0x6A
ON	ON	ON	0x6C / 0x6E

## AMD SHP1 address Configuration (SW502)

SHP1_ID2 (LD5) SW6-10	SHP1_ID1 (LD4) SW5-11	SHP1_ID0 (LD3) SW4-12	Configuration
OFF	OFF	OFF	0x50 / 0x52 (Default)
OFF	OFF	ON	0x54 / 0x56
OFF	ON	OFF	0x58 / 0x5A
OFF	ON	ON	0x5C / 0x5E
ON	OFF	OFF	0x60 / 0x62
ON	OFF	ON	0x64 / 0x66
ON	ON	OFF	0x68 / 0x6A
ON	ON	ON	0x6C / 0x6E

### INTEL VPP0 address Configuration (SW502)

VPP0_ID1 (LD1) SW2-15	VPP0_ID0 (LD0) SW1-16	Configuration
OFF	OFF	0x40 / 0x42 (Default)
OFF	ON	0x44 / 0x46
ON	OFF	0x48 / 0x4A
ON	ON	0x4C / 0x4E

### INTEL VPP1 address Configuration (SW502)

VPP1_ID1 (LD1) SW4-13	VPP1_ID0 (LD0) SW3-14	Configuration
OFF	OFF	0x40 / 0x42 (Default)
OFF	ON	0x44 / 0x46
ON	OFF	0x48 / 0x4A
ON	ON	0x4C / 0x4E

ALT\_VPP SW5-12(LD4)

High (ON): Standard Addressing Mode (Intel only) Low (OFF): Alternate Addressing Mode (Intel only)

SGPIO & BMC address Configuration (SW500)

CONF3 (M3) SW4-5	CONF2 (M2) SW3-6	CONF3 (M3) SW2-7	CONF3 (M3) SW1-8	BMC SMB Address	Configuration
OFF	OFF	OFF	OFF	0xC0	
OFF	OFF	OFF	ON	0xC2	Support 8 Drives with single SGPIO.
OFF	OFF	ON	OFF	0xC4	Each starts with a drive offset SAS expander.
OFF	OFF	ON	ON	0xC6	on out on to on pantage.
OFF	ON	OFF	OFF	0xC0	
OFF	ON	OFF	ON	0xC2	Support 8 Drives with single SGPIO.
OFF	ON	ON	OFF	0xC4	Each starts with no drive offset PCH.
OFF	ON	ON	ON	0xC6	
ON	OFF	OFF	OFF	0xC0	Support 8 Drives with dual
ON	OFF	OFF	ON	0xC2	SGPIO. Each starts with no drive
ON	OFF	ON	OFF	0xC4	offset Each Channel support 4 drives RAID
ON	OFF	ON	ON	0xC6	Controller.
ON	ON	OFF	OFF	0xC0	Support 8 Drives with dual
ON	ON	OFF	ON	0xC2	SGPIO Each starts with no drive
ON	ON	ON	OFF	0xC4	offset Each Channel support 4 drives PCH or
ON	ON	ON	ON	0xC6	RAID Controller.(Default)

# BMC I2C MUX address Configuration (SW503)

I2CMUX_A1_SW SW2-7	I2CMUX_A0_SW SW1-8	Configuration
OFF	OFF	0xE6 / 0xE7 (SKU-A)
OFF	ON	0xE4 / 0xE5 (SKU-B)
ON	OFF	0xE2 / 0xE3
ON	ON	0xE0 / 0xE1

# SFF-8654 VPP & UBM Mode Configuration (SW503)

CPRSNT_N0_N2_EN SW3-6	Configuration
OFF	VPP Only
ON	UBM Only

### Intel Standard VPP0 NVME [0:3] Configuration

- (1) INTEL VPP0 Address 0x4C / 0x4E
- (2) MG9100 SMB Address 0xC4
- (3) Support 8 Drives with dual SGPIO
- (4) Each starts with no drive offset
- (5) Each Channel support 4 drives
- (6) PCH or RAID Controller

### SW500 (VCONF & ADDRESS: 0xC4)

8	7	6	5
	ON	ON	ON
OFF			
1	2	3	4

### SW501 (I2C MUX)

16	15	14	13	12	11	10	9
			ON		ON		
OFF	OFF	OFF		OFF		OFF	OFF
1	2	3	4	5	6	7	8

#### SW502 (MODE & ADDRESS: 0x4C /0x4E)

16	15	14	13	12	11	10	9
ON							
1	2	3	4	5	6	7	8

### SW503 (I2C MUX ADDRESS: 0xE2)

8	7	6	5
ON			
	OFF	OFF	OFF
1	2	3	4

### Intel Standard VPP1 NVME [0:3] Configuration

- (1) INTEL VPP1 Address 0x48 / 0x4A
- (2) MG9100 SMB Address 0xC2
- (3) Support 8 Drives with dual SGPIO
- (4) Each starts with no drive offset
- (5) Each Channel support 4 drives
- (6) PCH or RAID Controller

### SW500 (VCONF & ADDRESS: 0xC2)

8	7	6	5
ON		ON	ON
	OFF		
1	2	3	4

### SW501 (I2C MUX)

16	15	14	13	12	11	10	9
			ON		ON		
OFF	OFF	OFF		OFF		OFF	OFF
1	2	3	4	5	6	7	8

#### SW502 (MODE & ADDRESS: 0x48 /0x4A)

16	15	14	13	12	11	10	9
ON		ON		ON	ON	ON	ON
	OFF		OFF				
1	2	3	4	5	6	7	8

### SW503 (I2C MUX ADDRESS: 0xE4)

8	7	6	5
	ON		
OFF		OFF	OFF
1	2	3	4

### Intel Alternate VPP NVME [0:3] Configuration

- (1) INTEL VPP0 Address 0x40 [0:1]
- (2) INTEL VPP1 Address 0x42 [2:3]
- (3) MG9100 SMB Address 0xC0
- (4) Support 8 Drives with dual SGPIO
- (5) Each starts with no drive offset
- (6) Each Channel support 4 drives
- (7) PCH or RAID Controller

### SW500 (VCONF6)

8	7	6	5
		ON	ON
OFF	OFF		
1	2	3	4

#### SW501 (I2C MUX)

16	15	14	13	12	11	10	9
			ON		ON		
OFF	OFF	OFF		OFF		OFF	OFF
1	2	3	4	5	6	7	8

### SW502 (MODE & ADDRESS)

16	15	14	13	12	11	10	9
	ON	ON	ON		ON	ON	ON
OFF				OFF			
1	2	3	4	5	6	7	8

8	7	6	5
OFF	OFF	OFF	OFF
1	2	3	4

### AMD/Microsemi SHP NVME [0:3] Configuration

- (1) AMD/Microsemi SHP0 Address 0x50 / 0x52
- (2) AMD/Microsemi SHP1 Address 0x50 / 0x52
- (3) MG9100 SMB Address 0xC0
- (4) Support 8 Drives with dual SGPIO
- (5) Each starts with no drive offset
- (6) Each Channel support 4 drives
- (7) PCH or RAID Controller

### SW500 (VCONF)

8	7	6	5
		ON	ON
OFF	OFF		
1	2	3	4

#### SW501 (I2C MUX)

16	15	14	13	12	11	10	9
			ON		ON		
OFF	OFF	OFF		OFF		OFF	OFF
1	2	3	4	5	6	7	8

### SW502 (MODE & ADDRESS)

16	15	14	13	12	11	10	9
							ON
OFF							
1	2	3	4	5	6	7	8

8	7	6	5
OFF	OFF	OFF	OFF
1	2	3	4

# UBM [0:3] Configuration

# (1) MG9100 SMB Address 0xC0

# SW500 (VCONF)

8	7	6	5
		ON	ON
OFF	OFF		
1	2	3	4

# SW501 (I2C MUX)

16	15	14	13	12	11	10	9
			ON		ON		
OFF	OFF	OFF		OFF		OFF	OFF
1	2	3	4	5	6	7	8

### SW502 (MODE & ADDRESS)

16	15	14	13	12	11	10	9
ON			ON				
	OFF	OFF		OFF	OFF	OFF	OFF
1	2	3	4	5	6	7	8

8	7	6	5
		ON	
OFF	OFF		OFF
1	2	3	4

### AVAGO SHP [0:3] Configuration

- (1) AVAGO SHP0 Address 0x40 / 0x42 / 0x44 / 0x46
- (2) AVAGO SHP1 Address 0x48 / 0x4A / 0x4C / 0x4E
- (3) MG9100 SMB Address 0xC0
- (4) Support 8 Drives with dual SGPIO
- (5) Each starts with no drive offset
- (6) Each Channel support 4 drives
- (7) PCH or RAID Controller

### SW500 (VCONF)

8	7	6	5
		ON	ON
OFF	OFF		
1	2	3	4

#### SW501 (I2C MUX)


16	15	14	13	12	11	10	9
			ON		ON		
OFF	OFF	OFF		OFF		OFF	OFF
1	2	3	4	5	6	7	8

### SW502 (MODE & ADDRESS)

16	15	14	13	12	11	10	9
				ON	ON	ON	
OFF	OFF	OFF	OFF				OFF
1	2	3	4	5	6	7	8

8	7	6	5
OFF	OFF	OFF	OFF
1	2	3	4

### 3.8.4 LED Indicator



Indicator	Color	Behavior
LEDE	Blue (Blinking)	CN1 SSD activity.
LED5	Off	CN1 SSD activity not detected.
LED2	Red	CN1 SSD fault.
LEDZ	Green	CN1 SSD local.
LED7	Blue (Blinking)	CN2 SSD activity.
LED7	Off	CN2 SSD activity not detected.
LED1	Red	CN2 SSD fault.
LEDI	Green	CN2 SSD local.
LED6	Blue (Blinking)	CN3 SSD activity.
LED6	Off	CN3 SSD activity not detected.
LED4	Red	CN3 SSD fault.
LED4	Green	CN3 SSD local.
LED8	Blue (Blinking)	CN4 SSD activity.
	Off	CN4 SSD activity not detected.
I ED3	Red	CN4 SSD fault.
LED3	Green	CN4 SSD local.


# 3.8.5 Cable Routing

### Top view



Connects to SATA/SAS/NVMe storage device

### Bottom view



Connects the data cable to the motherboard

# **Chapter 4. BIOS Configuration Settings**

This chapter demonstrates how to configure the UEFI BIOS settings in your system device. You can enter the BIOS screen during system startup.

To enter BIOS configuration settings,

Press Esc key during the Power-On-Self-Test (POST)

To enter BIOS after POST, you have to restart the system by using one of the three methods:

- Press Ctrl + Alt + Delete.
- Press the reset button on the system chassis.
- Turn the system off and on.

#### **NOTE**



- The following pages provide the details of BIOS menu. Please be noted that the BIOS menu are continually changing due to the BIOS updating. The BIOS menu provided are the most updated ones when this manual is written.
- The default value for each BIOS option key may vary per system. The [default] key is for reference only.

## 4.1 Navigation Keys

The navigation keys are listed below.

Function Key	Description
< ↑ > < ← > < → > < ↓ >	Select item.
< Enter >	Select and enter sub-screen.
< <b>+</b> > < <b>-</b> >	Modify selected option.
< F1 >	General help.
< F2 >	Previous Value.
< F3 >	Optimized defaults.
< F4 >	Save & Exit.
< F5> < F6 >	Change values.
< F7 >	Discard Change and Exit.
< F9 >	Load Optimal Default for all values.
< F10 >	Save changes and exit.
< F12 >	Print Screen.
< Esc >	Exit the current menu screen.

### 4.2 BIOS Menu

#### 4.2.1 Menu


Press ← and → to select the options of the menu bar.

Press Enter to access the option screen.


Menu	Description
Main	Displays basic system information and date & time.
Advanced	Allows configuration of advanced system settings.
Platform Configuration	Allows configuration of platform settings such as PCH, miscellaneous, and server ME configuration.
Socket Configuration	Allows configuration of socket settings such as processor, Common RefCode, UPI, and memory configurataion.
Server Management	Allows configuration of timer, System Event Log, and BMC network.
Security	Sets passwords and security functions.
Boot	Sets boot options such as Quick Boot or USB Boot.
Exit	Save changes and exit, discard changes and exit, discard changes, or load optimal or fail-safe defaults.

#### 4.2.2 Startup

① Press **DEL** or **ESC** to run the BIOS setup procedure.




#### 4.3 Main



#### 4.3.1 Main

	Main				
System Language	Configures the language used in the system.				
System time	Configures the current time.				
System date	Configures the current date.				

#### 4.4 Advanced



### **4.4.1 Trusted Computing**

Trusted Computing Settings.

Trusted Computi	<del></del>				
		ed Computing			
Security Device	Enables/disables BIOS suppo	rt for security device.			
Support	Enable	Disable			
SHA-1/256/384	Enables/disables SHA-1/SHA	-256/SHA-384 PCR Bank.			
PCR Bank	Enable	Disable			
Pending operation	Schedules an operation for th NOTE: Your computer will reb security device.	oot during restart in order to change the state of the			
	None	TPM Clear			
Platform Hierarchy	Enables/disables platform his	erarchy.			
riationin ineralicity	Enable	Disable			
Storage Hierarchy	Enables/disables storage hierarchy.				
Storage Fileratoriy	Enable	Disable			
Endorsement	Enables/disables endorsement hierarchy.				
Hierarchy	Enable	Disable			
TPM 2.0 UEFI Spec Version	······································	mode for Win8/10. 2 protocol and event format for win10 or later.			
	TCG_1_2	TCG_2			
Physical Presence Spec Version	Select to Tell O.S. to support I NOTE: Some HCK tests might	not support 1.3.			
opec version	1.2	1.3			
Device Select	<ul> <li>TPM 2.0: TPM 2.0 will res</li> </ul>	trict support to TPM 1.2 devices. trict support to TPM 2.0 devices. oth with the default set to TPM 2.0 devices if not foun- numerated.	d,		
	None	TPM 1.2 TPM 2.0			

### **4.4.2 Serial Port Console Redirection**

Serial Port Console Redirection.

Serial Port Console Redirection						
Cancola Padiroction	Enables/disables console redirection.					
Console Redirection	Enable	Dis	able			
	Redirection COM Port	Select a COM port to display redirection of Legacy OS an Legacy OPROM Messages.				
		COM0		COM1		
Logov Concolo	Resolution	On Legacy OS, the number of rows and columns supported redirection.				
Legacy Console Redirection Settings		80x24		80x25		
Tredification octalings	Redirect After POST	Redirection is	disabled be	eted, then Legacy Console efore booting to legacy O.S. elected, then Legacy Console r legacy O.S.		
		Always Enable		Bootloader		

# **4.4.3 SIO Configuration** SIO Configuration.

SIO Configuration							
	Llea this davisa	Enables/disables this	logical device.				
	Use this device	Enable	Disable				
[*Active*] Serial Port		Allows the user to change the device user settings. New settings will be reflected on this setup page after system restarts.					
1/2/3/4	Possible	Use Automatic Settings		IO=3F8h; IRQ=3, 4, 7, 10, 11, 12; DMA;			
		IO=2F8h; IRQ=3, 4, 7, 10, 11, 12; DMA;	IO=3E8h; IRQ=3, 4, 7, 10, 11, 12; DMA;	IO=2E8h IRQ=3, 4, 7, 10, 11, 12; DMA;			

**4.4.4 PCI Subsystem Settings** PCI, PCI-X and PCI Express Settings.

	· · · · · · · · · · · · · · · · · · ·						
	PCI Subsystem Settings						
Above 4G decoding	Enables/disables 64 bit capable devices to be decoded in above 4G address space (only if system supports 64 bit decoding).						
	Enable		Disable				
SR-IOV Support	If system has SR-IOV capal IO Virtualization Support.	If system has SR-IOV capable PCIe devices, this option enables or disables Single Root IO Virtualization Support.					
	Enable		Disable				
BME DMA Mitigation	Re-enable Bus Master Attri SMM Locked.	bute disabled du	uring PCI enumeration for PCI Bri	dges after			
iviitiyatioi1	Enable	Disable					

**4.4.5 USB Configuration**USB Configuration Parameters.

		USB Configuration				
XHCI Hand-off	This is a workaround XHCI driver	This is a workaround for 0Ses without XHCI ownership change should be claimed by XHCI driver				
	Enable		Disable			
SB Mass Storage	Enables/disables USI	B Mass Storage Driver	Support			
Driver Storage	Enable		Disable			
POST 60/64 Emulation	Enables I/O port 60h/64h emulation support. This should be enabled for the complete USB keyboard legacy support for non-USB aware 0Ses.					
Emulation	Enable		Disable			
SB transfer time-out	The time-out value fo	r control, bulk, and into	errupt transfers.			
SB transfer time-out	1 sec	5 sec	10 sec	20 sec		
Device reset time-	USB mass storage device Start Unit command time-out.					
out	10 sec	20 sec	30 sec	40 sec		

Device power-up delay	<ul> <li>Maximum time the device will take before it properly reports itself to the host controller</li> <li>Auto: For a root port, it is 100 ms; for a hub port, the delay is taken from hub descriptor.</li> </ul>				ne host controller. I from hub
	Auto Manual				
AMI Virtual CDROM0 1.00	Mass storage device emulation type.  • Auto: Enumerates devices according to their media format. Optical drives are emulated as "CDROM," drives with not media will be emulated according to drive type.				
	Auto	Floppy	Forced FDD	Hard Disk	CD-ROM
AMI Virtual HDisk0 1.00	Mass storage device emulation type.  • Auto: Enumerates devices according to their media format. Optical drives are emulated as "CDROM," drives with not media will be emulated according to drive type.				
	Auto	Floppy	Forced FDD	Hard Disk	CD-ROM

# **4.4.6 Network Stack Configuration** Network Stack Settings.

	<u> </u>			
Network Stack Configuration				
Notwork Stock	Enables/disables UEFI Network Stack.			
Network Stack	Enable	Disable		

**4.4.7 T1s Auth Configuration** Select T1s Auth Configuration.

T1s Auth Configuration							
	Configures server CA.						
Server CA Configuration		Enroll Cert Using File	Enroll Cert using file.				
	Enroll Cert	Commit Changes and Exit	Commit changes and exit.				
Comiguration		Discard Changes and Exit	Discard changes and exit.				
	Delete Cert						

# **4.4.8 RAM Disk Configuration** Adds/Removes RAM disks.


	RA	M Disk Configuration				
Disk Memory Type	Specifies type of memo disk.	ry to use from available me	emory pool in system to create a			
	Boot Service Data	Reserv	red			
	Creates a raw RAM disk	ζ.				
Create Raw		The valid RAM disk si block size.	ze should be multiples of RAM disk			
	Size (Hex)	1				
		Create & Exit	Creates a new RAM disk with the given starting and ending address.			
		Discard & Exit	Discards and exits.			
Create from file	Creates a RAM disk from	n a given file.				
DAM Diak 0	Select to remove.					
RAM Disk 0	Enable	Disable	Disable			
Remove selected RAM disk(s)	Removes selected RAM	disk(s).				

#### 4.4.9 Driver Health

Provides Health Status for the Drivers/Controllers.

Driver Health			
Naturalis Otaals	Enables/disables UEFI Network Stack.		
Network Stack	Enable	Disable	

# 4.5 Platform Configuration



### 4.5.1 PCH Configuration

Displays and provides option to change the PCH Settings.

	Vides option to end						
	T=	PCH Configuration					
		Enables/disables Intel(R) IO controller hub devices.					
		Enable Spread Spec	trum - only affects external clock generator.				
PCH Configuration	CK420	Enable	Disable				
	PCIe P11 SSC	PCle P11 SSC perce  Auto: Keep hw d	ntage. lefault, no BIOS override. Range is 0.0%-2.0%  Disable   0.5%				
	Shutdown Policy	Allows to configure Shutdown Policy Select in General Interru Register. Available modes are INIT and PLTRST.  INIT PLTRST					
	SATA Controller	Enables/disables SATA controller.					
	SATA CONTIONE	Enable	Disable				
	Configure SATA as	Identify the SATA port is connected to solid state drive or h disk drive.					
		AHCI	RAID				
	SATA test mode	Enables/disables SATA test mode.					
	SATA lest mode	Enable	Disable				
PCH SATA		SATA mode related options.					
Configuration		SATA HDD Unlock	Enable: HDD password unlock is enabled in the OS.				
	SATA Mode options		Enable Disable				
		SATA LED locate	If enabled LED/SGPIO hardware is attached.				
			Enable Disable				
	Support Aggressive	Enables/disables SA	ALP.				
	Link Power	Enable	Disable				

	Hot Plug	Designates t	his port	as ho	t pluggable RAID	<b>.</b>		
	Configure as eSATA	Configures p	ort as ex	cterna	al SATA (eS/ Disa	•		
	Mechanical Presence Switch	Controls reposition	NOTE: Requires hardware support.					
PCH SATA Configuration	Spin Up Device	If enabled for any ports Staggered Spin Up will be perform and only the drives which have this option enabled will spi boot. Otherwise all drives spin up at boot. Enable Disable						
	SATA Device Type	Identify the S disk drive. Hard Disk Dr		t is c		solid stat	e drive or hard	
	SATA Topology	Identify the S DirectConne Unknown	ct or M2	ology	y if it is the o		SATA or Flex or	
			ISATA		Connect	Flex	M2	
	sSATA Controller	Enables/disa Enable		. *	Disa			
PCH sSATA Configuration	Configure sSATA as	Identify the SATA port is connected to solid state drive or disk drive.  AHCI RAID				e drive or hard		
	SATA test mode	Enables/disa Enable	ables SA	TA te	st mode. Disa	ble		
	SATA Mode options	SATA mode SATA HDD U	••••••		ble: HDD pa OS.	ssword un Disa	llock is enabled in	
		SATA LED Io	cate	If er	nabled LED/ ched.		dware is	
	Support Aggressive Link Power	Enables/disa Enable	ables SA		Disa			
	sSATA Port 0-5	Enables/disables SATA port. Enable Disable						
	Hot Plug	Designates t AHCI	his port	as ho	ot pluggable RAID	<b>.</b>		
PCH sSATA Configuration	Configure as eSATA	Configures p Enable		• ••••••	Disa	ble		
garan	Mechanical Presence Switch	Controls repositions and the controls reposite services and the controls reposite services and the controls reposite services reposite reposite services reposite rep		·			I presence	
	Spin Up Device	If enabled fo	drives w	hich	aggered Spi have this or	in Up will b tion enabl oot.	e performed ed will spin up at	
	SATA Device Type			ort is	connected		ate drive or hard	
	SATA Topology		SATA T				or ISATA or Flex or	
	JATA Topology	Unknown	ISATA		Direct Connect	Flex	M2	

	USB Per-Connector Disable	Selectively enables/disables each of the USB physical connecto (physical port). Once a connector is disabled, any USB devices plug into the connector will not be detected by BIOS or OS.  Enable Disable						ector es				
												. ,
USB Configuration	Wake On Usb Enable	Enables/di disconnec		s sup	port 1	or XH	CI Wa	ake or	ı USE	on c	onne	Ct/
		Enable					Disal	ole				
	XHCI BAR below 4GB	Enables to	work	aroui	nd WS	SK12 I	KDUS	B 64-l	oit BA	R issı	ıe.	
	ATTOT BY IT BEIOW 40B	Enable					Disal	ole				
	Enable/Disable ADR	Enables/disables Automatic DIMM Refresh (ADR). This is not available if eADR is enabled since eADR requires ADR to be enabled.							ot			
		Platform-P	OR		Enab	le			Disal	ole	•••••	
	ADR GPIO	Select between GPIO_B or GPIO_C.										
		GPIO B					<b>GPIO</b>	C				
	Host Partition Reset	Enables/disables ADR on host partition reset.										
ADD Comfiguration	ADR Enable	Platform-P	• • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	Enab		•••••	•••••	Disal	ole	•••••	
ADR Configuration	Enable/Disable ADR	Held-off for debug purposed only.										
	Timer	Platform-POR Enable Disable				•••••						
		Select prop	oer Al	OR tim	ner va	lue.						
	ADR timer expire time	Platform- POR		uS	······	50 uS	•••••	100	uS	0	uS	••••••
		Select prop	oer Al	OR tim	ner m	ultipli	er.					
	ADR timer multiplier	Platform -PDR	x1	x8	[	T	T	x64	x72	x80	x88	x96

**4.5.2 Server ME Configuration**Configures ME Technology parameters.

	Server ME Configuration				
Altitude	The altitude of the platform location above the sea level, expressed in meters. The hex number is decoded as 2's complement signed integer. Provided the 8000h value if the altitude is unknown.				
	8000				
MCTP Bus Owner	MCTP bus owner location of PCIe: [15:8], [7:3] device, [2:0] function. If all zeros sending bus owner is disabled.				
	0				

**4.5.3 Server ME Debug Configuration**Server ME firmware debug parameters configuration.


Server ME Debug Configuration							
	Server ME basic featu	. <b>.</b> <del></del>					
	ME Initialization Complete Timeout	This option defines how ling BIOS waits for ME to initialize. 2					
	Enable HSIO Messaging	Enables/disable Enable	es HSIO messag	jing. Disable			
	DRAM Init Done Enable	Enables/disables notifying ME about DRAM initialization. (It enables/disables UMA functionality.)					
Server ME General	Litable	Enable		Disable			
Configuration	DRAM Initialization Status	Overrides the DRAM initialization status value.					
garanon		Auto - true status	0 - Success	1 - No Memory in Channels	2 - Memory Init Error		
	Host Reset Warning	Enables/disables sending Host Reset Warning to ME.					
	riost neset warning	Enable		Disable			
	Pre-DramInit Done	When ME is in recovery because of internal error try to reset it.					
	ME Reset	Enable		Disable			
	HMRFP0_LOCK	Enables/disable	es sending HMRI	FP0_LOCK mess	age to ME.		
	Message	Enable		Disable			

	HMRFP0_ENABLE	Enables/disables sending HMRF	PO ENABLE message to ME.
	Message	Enable	Disable
	END_OF_POST	Enables/disables sending END_0	· • · · · · · · · · · · · · · · · · · ·
	Message	Enable	Disable
	REGION_SELECT Message	Enables/disables sending REGIC	· • · · · · · · · · · · · · · · · · · ·
		Enable Enables/disables promoting CF9	Disable Preset to global
	CF9 global reset promotion	Enable	Disable
	Global Reset Lock	Enables/disables locking the joir Enable	
	HECI-1/2/3 Enable	Overrides HECU-1/2/3 status on on ME type (auto).	PCI or let firmware decide based
		Auto Enable	Disable
	IDEr Enable	type (auto).	et firmware decide based on ME
Server ME General		Auto Enable Overrides KT status on PCI, or le	Disable
Configuration	KT Enable	type (auto).	t IIIIIware decide based on ME
		Auto Enable	Disable
	HECI-1/2/3 Hide in ME	Enables sending request to ME t host PCI	
	D010 0 6E01	Off Hide	Disable
	Disable Disable	Setting this option disables setti Enable	Disable
	Break RTC	This is a test option which break	
	Configuration	Enable	Disable
	Core BIOS Done Message	Enables/disables Core BIOS Don Enable	Disable
	Delayed		ne Delayed Authentication Mode
	Authentication Mode	(DAM).	ne belayea / lattletitioation ivioue
	(DAM)	Enable	Disable
	Enable HECI Dump	Enables full HECI dumps in debu Enable	ig output. Disable
	Boot Mode Override	Enables overriding the boot mod Enable	e requested in NMFS. Disable
	Cores Disable Override	Enables overriding the value of the requested in NMFS register.	1
		Enable	Disable
NM Configuration	Power Measurement Override	Overrides power measurement s Enable	Disable
	Hardware Change Override	Overrides hardware change dete Enable	ction status reported to ME.
	PTU Load Override	In MROM-less system force load request.	<u> </u>
		Enable	Disable

**4.5.4 Runtime Error Logging**To view or change the runtime error log configuration.

Runtime Error Logging			
Cyatam Errara	System Error enable/disable setup options.		
System Errors	Enable	Disable	

# 4.6 Socket Configuration



### **4.6.1 Processor Configuration**

Displays and provides option to change the Processor Settings.

	Processor					
	Processor Configuration					
Hyper- Threading	Enables Hyper Threading (Software Method to enable/disable logical processor threads).					
	Enable	Disable				
Legacy Agent	Legacy PECI agent in trust bit enable.					
Legacy Agent	Enable	Disable				
SMBus Agent	SMBus PECI agent in trust bit enable.					
Sivibus Agent	Enable	Disable				
IE Agent	IE PECI agent in trust bit enable.					
IL Agent	Enable	Disable				
Generic Agent	Generic PECI agent in trust bit enable.					
Generic Agent	Enable	Disable				
eSPI Agent	ESPI PECI agent in trust bit enable					
esri Agent	Enable	Disable				
DBP-F	The DBP-F can be turned off by writing into the (MSR 792h [5:6] for CLX, and MSR 6Dh [2:3] for ICX).					
	Enable	Disable				
Lock Chipset	Locks or unlocks chipset.					
Lock Griipset	Enable	Disable				
MSR Lock Control	Enable: MSR 3Ah and CSR 80h will be locke lock bits.	d. Power good reset is needed to remove				
	Enable	Disable				
PKG CST CONFIG	Enable: MSR E2h will be locked. Power goo	d reset is needed to remove lock bits.				
CONTROL MSR Lock	Enable	Disable				
Total Memory	Enables/disables Total memory Encryption	(TME).				
Encryption (TME)	Enable	Disable				

**4.6.2 Common RefCode Configuration**Displays and provides option to change the Common RefCode Settings.

Common RefCode Configuration														
MMCFG Base	Select MMCFG base.													
IVIIVICEG Dase	Auto	1G		1.5G		1.75G		2G			2.5G	(	3G	
MMCFG Size	Select M	IMCFG s	ize.											
IVIIVICEG SIZE	Auto	64N	l	128M		256M		51	2M		1G	2	2G	
MMIO High Base	Select M	IMIO hig	h base.											
IVIIVIIO HIGII base	3584T	512G	1T	2T	4	Γ	16T		24T	3	2T	40T	5	6T
MMIO High Granularity Size	be up to	32 x gra	nularity.	e used to Per stac per stack	k m	mioh r	esour	ce a	ıssigr	. Tota ımen	al mm its are	ioh spa multip	ice c les o	an of
	1G	40	3	16G			64G			2560	G	10	24G	
Isoc Mode	Enables/disables Isoc.													
isoc wode	Auto			Ena	ble					Disa	ble			
Numa	Enables	/disables	Non ui	niform M	emo	ry Acc	ess (N	Nun	na).					
INUITIA	Enable						Disab	le						
Virtual Numa	Divide pl may imp	hysical N prove Wir	IUMA no ndows p	odes into erformar	eve ice	nly siz on CPl	ed vir Js witl	tual h m	NUM ore th	A no an 6	des in 4 logic	ACPI t	able cess	. This ors.
	Enable						Disab	le						

**4.6.3 Memory Configuration**Displays and provides option to change Memory Settings.

	- Tuco option to one	<del></del>	estion				
		Memory Configu					
Enforce POR	programming. Disable: Disables in DDR frequency Auto: Sets it to the	Enable: Enforces Plan Of Record restrictions for DDR4 frequency and voltage programming. Disable: Disables this feature and user if able to run at higher frequencies, specifie in DDR frequency limit field (limited by processor support). Auto: Sets it to the MRC default setting.					
	POR		Disable				
Enforce Population POR	Enables Memory Populations will only a Enforce Supported Population	ulation POR Enfor allow populations Enforce V Population	that have been val alidated	lidated.	Validated e Enforcement		
PPR Type	Select Post Package I  Auto: Sets it to the Soft PPR	Repair Type. e MRC default set  Hard PPR	ting; current defau	It is Sof			
PPR Error Injection test	Enables/disables sup Enable	port for c-script e	r inj test. Disable				
Memory Frequency	Maximum Memory Fr be able to run at highe support). Do not select Auto	er frequency than	the memory suppo				
MRC Promote Warnings	Determines if warning Enable	s are promoted to	system level. Disable				
Halt on mem Training Error	Halts on mem Trainin Enable	g Error disable/en	able. Disable				
Rank Switch Configuration	TA Floor enforces t_rr logic delay across ran TA Floor		n of 3; Rcven Ave a	attempts	s to match Rcven		
Enable ADR	Enables the detecting since eADR requires A Enable			ailable if	eADR is enabled		
Legacy ADR Mode	Enables/disables Leg eADR requires this mo Enable	acy ADR mode. Tl ode to be enabled	nis is not available	if eADR	is enabled since		

Minimum System Memory Size	Minimum memory size assigned as system memory when only JEDEC NVDIMMs are present.							
ivierriory Size	2GB	4GB		6GB		8GB		
NVDIMM Energy	Sets the energy policy	for NV	'DIMMs					
Policy	Device-Managed		Host-Managed					
ADR Data Save	DATA Save mode for A	ADR. Ba	atterybacked or	Type 01 NVD	IMM.			
Mode	NVDIMMs		Batterybacked	DIMMs	Disable	e		
Erase-Arm	Enables/disables Erasing and Arming NVDIMMs.							
NVDIMMs	Enable			Disable				
Restore NVDIMMs	Enables/disables Automatic restoring of NVDIMMs.							
Restore INVIDIMINIS	Enable			Disable				
Interleave	Controls if NVDIMMs	are inte	erleaved togethe	er or not.				
NVDIMMs	Enable			Disable				
Memory Topology	Displays memory top	ology w	ith DIMM popul	lation informa	ation.			

**4.6.4 IIO Configuration**Displays and provides option to change IIO Settings.

, , ,	Taco option to one	IIO Configura	<u> </u>				
			t Bifurcation for selecte	d slot (s).			
	IOU0/1/2/3/4 (IIO PCIe Port 1/2/3/4/5)	Auto	x4x4x4x4	x4x4x8			
	PGIE POIT 1/2/3/4/3)	x8x4x4	x8x8	x16			
	Sck0 RP Correctable Err	Applies to root   Yes	oorts only. Enable interr No	upt on a non-fatal error.			
	Sck0 RP Fatal Uncorrectable Err	Applies to root perrors.	oorts only. Enable MSI/I	NTx interrupt on fatal			
	Port 0/DMI	Settings related	to PCI Express Ports (0 3D/4A/4B/4C/4D/5A/5	)/1A/1B/1C/1D/2A/2B/2C B/5C/5D)			
Socket0/1 Configuration		PCI-E Port	if there is no device or the device is not HP ca	S will remove the EXP port errors on that device and apable. Enable/disable is and expose/hide its CFG  Disable			
	Port 1A/2A/4A/5A	PCI-E Port Link Disable  This option disables the link so that the no training occurs but the CFG space is still active.  Yes  No					
		Link Speed	Choose link speed for Gen 1 Auto Gen 1 (2.5 GT/ Gen 2)	this PCle port. en 2 (5 Gen 3 (8 (16GT/s) GT/s)			
	Sck0/1 IOAT Config	DNA	Select Dma enable/dis Yes	able for each CB device.			
	SCKU/ I TOAT COINING	No snoop	Enables/disables for e Yes	ach CB device.  No			
IOAT Configuration	Disable TPH	TLP Processing Yes	Hint disable.				
	Prioritize TPH	Prioritize TPH. Enable	Disabl	le			
	Relaxed Ordering	Enables/disable Yes	es Relaxed Ordering.				
	Intel VT for Directed I/O	Enables/disable Enable	es VT-d Interrupt Remap Disabl				
Intel VT for Directed I/O (VT-d)	DMA Control Opt-In Flag	Enables/disable in DMAR table in Assignment (DI Enable	es DMA_CTRL_PLATFOR n ACPI. Not compatible DA).  Disabl	with Direct Device			

	Interrupt Demonping	Enables/disables Inte	rrupt Rema	pping supp	ort.		
	Interrupt Remapping	Auto	Enable		Disable		
Intel VT for Directed	V2ADIC Opt Out	Enables/disables X2APIC_OPT_OUT bit.					
I/O (VT-d)	AZAPIC OPI OUI	Enable		Disable			
,, ( ( , , , , , , , , , , , , , , , ,	Pre-boot DM Protection	Enables DMA Protect is installed in DXE and	ion in Pre-bod VTD_INFO	oot environ is installe	ment (If DMAR table d in PEI.)		
	Fiotection	Enable		Disable			
Intel VMD	Intel VMD for Volume		Enables/disables V		D in this stack.		
technology	Management Device on Socket 0/1	Enable/disable viviD	Enable		Disable		
AIC SSD Technology		A nonce Intel AIC Retimer/AIC SSD HW at Stack1(Port 1A-1D).  Override IOU0 bifurcation if required.					
(non-VMD)	cket 0/1	Enable		Disable			
Detected PCIe retimers	Socket 0/1 retimers c	onfiguration.					
PCIe Low Latency	Enables/disables PCI	e low latency retimers					
Retimers	Yes		No				
Skip PCIe retimers detection	Skip PCIe retimers de HW configurations.	tection to speed up th	e boot. Retir	mers are p	resent only in specific		
detection	Yes		No				

**4.6.5 Advanced Power Management Configuration**Displays and provides to change the Power Management settings.


	Advanced Power	Management Config	guration				
	P State Control Configuratio	n Sun Menu, include	Turbo, XE and etc	D.			
	Uncore Freq Scaling	If disabled, user ca					
	Unicore riled Scaling	Enable	Disable				
	AVX License Pre-Grant	If disabled, user ca	. <b>.</b>				
	Override	Enable	Disable	)			
	SpeedStep (Pstates)	Enables/disables E					
	, ,	Enable	Disable	9			
	AVX P1	AVX P1 level select	tion.  Level 1	L aval O			
		Normal Supports Dynamic	<u> </u>	Level 2			
	Dynamic SST-PP	NOTE: Disable: Sta	tic SST-PP can be	displayed.			
		Enable	Disable				
	Intel SST-PP	Intel SST-PP Select allows user to choose from up to two additional base frequency conditions.					
		Base	Config 3	Config 4			
CPU P State Control	A ative to CCT DE	This option allows	<del></del>	oled.			
CFU F State Control	Activate 551-BF	Enable	Disable	)			
	EIST PSD Function	Choose HW_ALL/SW_ALL in _PSD return.					
	List i sb i diletion	HW_ALL	SW_AL				
	Boot performance mode	Select the perform OS hand off.	ance state that th	e BIOS will set before			
	Boot performance mode	Max Performance	Max Efficient	Set by Intel Node Manager			
	Energy Efficient Turbo	Energy Efficient Tu	. <b>.</b>				
	Lifergy Efficient Turbo	Enable	Disable				
	Turbo Mode	Enables/disables p EMTTM enabled to		lode (requires			
		Enable	Disable				
	CPU Flex Ratio Override	Enables/disabled (					
	Ci o i lex itatio override	Enable	Disable				
	GPSS timer	P-state change hys					
		0 us	50 us	500 us			

	I							
	Hardware P-State set	۲۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰						
	Hardware P-States	<ul> <li>Disable: Hardware chooses a P-state based on OS Request (Legacy P-States).</li> <li>Native Mode: Hardware chooses a P-state based on OS guidance.</li> <li>Out of Band Mode: Hardware autonomously chooses a P-state (no OS guidance).</li> </ul>						
		Native Mode	Out of Band Mode	Native Mode with No Legacy Support	Disable			
Hardware PM State Control	HardwarePM Interrupt	Enables/disable Enable	es Hardware PM	Interrupt. Disable				
	EPP Enable	When disabled, EPP. Enable	HW masks EPP	in CPUID [6],10 a	nd uses EPB for			
	APS rocketing	selection pcode jump to max tur up.	algorithm. Rock	mechanism in the keting enables the isly as opposed to	e core ratio to			
		Enable		Disable				
	Scalability	Enables/disable Based Optimiza Enable	es Core Performations in the CPU	ance to Frequenc Disable	y Scalability			
	NI-4in - AODNI	<ul><li>Enable: OS</li><li>Disable: AS</li></ul>		Л.				
	Native ASPN	Auto: BIOS  Auto	Controlled ASPN Enable	1. Disal	ble			
	CPU C State setting.			•				
·	Enable Monitor MWAIT	Allows Monitor Enable	and MWAIT inst	ructions. Disable				
	CPU C1 auto demotion	Allows CPU to a reboot.	utomatically de	mote to C1. Takes	s effect after			
CPU C State Control	CPU C1 auto undemotion		automatically un	demote to C1. Ta	kes effect after			
	CPU C6 report		es CPU C6(ACPI Enable	C3) report to OS.	nle			
	Enhanced Halt State (C1E)	<del></del>		ol. Takes effect af				
	OS ACPI Cx	ļ	6 to OS ACPI C2					
	Package C State setti			, to: 1 00				
		Package C State	e limit.	•••••••••••••••••••••••••••••	••••••			
	Package C State	Auto	C0/C1 state	C2 state	C6 (non Retention) state			
Package C State Control	Register Access Low Latency Mode	Enables lower la NOTE: Enabling fabric is prevent Enable	atency mode for this mode will p ted from going in	register accesse revent PkgC6 as nto idle.	s. register access			
Control	C2C3TT			C3 Translation T	imer, PPDN_INIT			
	Dynamic L1	•	NFIG Bit [21] = dy	namic L1 enable Disable				
	PKG C-state Lat. Neg.	<del> </del>	30] = PCH_NEG_					
	-			1				

	LTR IIO Input	MSR 1FCh Bit [2 input.	9] = LTR_IIO_DIS	ABLE. D	isable =	Ignore IIO LTR
		Take IIO LTR inp	ut	Ignore I	IO LTR ir	nput
			L TR_OVRD 1:30:	1:0xFC 9	Sub Men	u.
	Latency Tolerance	PCIe LTR	Allows manual	overrides	for PCI	E_IL TR_IVRD.
Declare O Otata	Requirement (LTR)	Override Control	Enable		Disable	
Package C State Control	Enable PKGC_SA_	•	_PKGC_SA_PS_C	RITERIA		••••••
00111101	PS_CRITERIA	Auto	Enable	DITEDIA	Disa	
	PkgC SA PS Criteria	Program WRITE	_PKGC_SA_PS_C	•	• • • • • • • • • • • • • • • • • • • •	
	Power Management Control	MDLL Off	Enable to shut d	Enable	LL durii	Disable
	PkGc Interrupt	Programmable I control.	Package C-state		trespon	
	Response Time	VALID	Enable	• • • • • • • • • • • • • • • • • • • •	Disable	
		<b>-</b>			Disable	
		CPU Thermal Re	r			
	CPU T State Control	Software Controlled T-States	Enables/disable	s Softwa	are Cont Disable	
	PROCHOT Modes	When a process PROCHOT# will	or thermal senso be driven. If bi-d PROCHOT# to t	irection`i	either co is enable	ore), the ed, external
		Input-only	Both Input and Output	Output-	••••••	Disable
	Thermal Monitor	Enables/disables Thermal Monitor				
ODUT	Thermal World	Enable Disable				
CPU Thermal Management	Therm-Monitor- Status Filter	STATUS[0]) repo	ased therm_mon orting.	<b>,</b>	us(IA32	_THERMAL_
	Otatao i iitei	Enable		Disable		
	PROCHOT RATIO	xxPROCHOT# by 0 will allow ME to default 0 equate	l ratio is defined	program lue. If Mi ero value	med rat E does n will ove	io. Default value ot set ratio, erride ME setting.
		0	Min=0, Max=57	•••••	***************************************	***************************************
	TCC Activation Offset	Thermal Control	ory set TCC active Circuit must be	vation te activate	mperatu d.	re at which the
			Min=0, Max=58	0.4.01.4		
	Setting Energy Per Bia	Energy Perf BIA		SAPIVI ET	.C.	
		Power Performance Tuning	OS Controls EPB	BIOS Co	ontrols	PECI Controls EPB
		PECI PCS EPB	Controls whether OS controls EPE	•••••	· · · · · · · · · · · · · · · · · · ·	rol over EPB entrols EPB using
CPU- Advanced PM Tuning	Energy Perf Bias	Dynamic Loadline Switch	Dynamic Loadlii 0x1FC[Bit24]. Enable	ne Switc	h contro Disable	
		Workload Configuration	This allows opti characterization Balanced	mizatior ı. The thı	for the ree option	ns for selection.
		Averaging Time Window	This is used to control the effective window of the average for C0 and P0 time.  1A			

CPU- Advanced PM Tuning		P0 Total Time Threshold Low	The HW switching mechanism DISABLES the performance setting (0) when the total P0 time is less than this threshold.  28		
	Energy Perf Bias	P0 Total Time Threshold High	The HW switching mechanism DISABLES the performance setting (0) when the total P0 time is greater than this threshold.  3F		
	SAPM Control	Energy Perf BIAS Sub Menu. Enable Disable			
	EET Mode	Coarse Grained Mode decides whether to grant user requeturbo or P1. Fine Grained Mode decides how much turbo granted. More helpful with Scalability Enabled.  Coarse Grained Mode  Fine Grained Mode			

### 4.7 Server Mangement



#### **4.7.1 Processor Configuration**

Displays and provides option to change the Processor Settings.

Biopiayo ana prov	rides option to chai	ige the rivococor		
		rocessor Configuration		
BMC Support	Enables/disables inte	rfaces to communicat	te with BMC.	
Біліс Заррогі	Enable		Disable	
IPMI Interface Type	Type of Interface to co	ommunicate BMC fror	n Host.	
ir wii iiiterrace Type	Kcs Interface		Bt Interface	
Wait for BMC	Wait for BMC respons when BIOS starts duri BMC interfaces.	e for specified time or ng AS power ON. It tal	ut. In PILOTII, BMC sta kes around 30 second	arts at the same time Is to initialize Host to
	Enable		Disable	
Time Zone(UTC Offset)	Enter UTC Offset in ho into minutes and prog time.  0x07FF			
EDD O Time	Enables/disables FRB	-2 timer (POST timer).		
FRB-2 Timer	Enable		Disable	
FRB-2 Timer	Enter value between 1	to 30 minutes for FRI	B-2 Timer Expiration.	
timeout	6	1-30		
FRB-2 Timer Policy	Configures how the sy FRB-2 Timer is disable	rstem should responded.	if the FRB-2 Timer ex	pires. Not available is
	Do nothing	Reset	Power Down	Power Cycle
OS Watchdog Timer	If enabled, starts a BIO after the OS loads. He Boot Watchdog Timer	lps determine that the	e OS successfully load	agement Software led or follows the OS
	Enable		Disable	
BMC IPMI LAN	Enables/disables BM(	CIPMI LAN.		
Access	Enable	Disable	Unspe	
Power Control Policy	Configures how the sy selected power policy			eset not required as
Folicy	Do Not Power Up	Last Power State	Power Restore	Unspecified


**4.7.2 System Event Log** Configures SEL event log.

System Event Log									
SEL Components	Change this	to enable or disa	able event logg	ing error/progr	ess codes during boot.				
SEL Components	Enable			Disable					
Erase SEL	Choose option	ons for erasing S	SEL.						
EldSe SEL	Yes, on next reset Yes, on e			ry reset No					
When SEL is Full	Choose options for reactions to full SEL.								
WHEN SEL IS FUII	Do Nothing		Erase Immediately		Delete oldest Record				
Log EFI Status	Disables the logging of EFI Status Codes or log only error code or only progress code or both.								
Codes	Error code	Progress code	Both		Disable				

**4.7.3 BMC Network Configuration** Configures BMC network parameters.


	<u> </u>			
BMC Network Configuration				
Configuration Address source	Select to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Unspecified option will not modify any BMC network parameters during BIOS phase.			
Address source	Enable		Disable	
IPv6 Support	Enables/disables LAN1 IPv6 Support			
	Unspecified	Static		Dynamic BMC DHCP
Configuration Router LAN1/2	Select to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Unspecified option will not modify any BMC network parameters during BIOS phase.			
Address	Unspecified	Static		Dynamic BMC DHCP

# 4.8 Security



Security			
Administrator Password	Set administer password.		
Set User Password	Create new password.		
Secure Boot	Secure boot configuration.		
	Secure Boot	Enable	Disable
	Secure Boot Mode	Secure Boot mode options: Standard or Custom. In Custom mode, Secure Boot Policy variables can be configured by a physically present user without full authentication.	
		Standard	Custom

### **4.9 Boot**



		Boot	
Set Prompt Timeout	Number of seconds to wait for setup activation key. 65565 (0xFFFF) means indefinite waiting.		
-	On		
Bootup Numlock	Select the keyboard Numlock state.		
State '	On		Off
Quiet Poet	Enables/disables Quiet Boot option.		
Quiet Boot	Enable		Disable
Boot Option #1	Sets the system boot order.		
Boot Option #1	UEFI: Built-in EFI Shell		Disable
Enables/disables Optimized Boot. Enabling Optimized Boot will disable Csm s and disable connecting Network devices to decrease boot time. While disablin Optimized Boot, make sure to restore Csm Support option to previous value be enabling Optimized Boot.		Optimized Boot will disable Csm support decrease boot time. While disabling Support option to previous value before	
	Enable		Disable

# 4.10 Exit



Exit		
Save Change and Exit	Exit system setup after saving the changes.	
Discard Changes and Exit	Exit system setup without saving any changes.	
Save Changes and Reset	Reset the system after saving the changes.	
Discard Changes and Reset	Reset system setup without saving any changes.	
Save Changes	Save changes done so far to any of the setup options.	
Discard Changes	Discard changes done so far to any of the setup options	
Restore Defaults	Restore/load default values for all the setup options.	
Save as User Defaults	Save the changes done so far as user defaults.	
Restore User Defaults	Restore the user defaults to all the setup options.	

### 4.11 BIOS Update Process

This is the manual for updating BIOS on **Tucana** system. Please check current system BIOS version is **Tuct0010** or later. Here are the update procedures.

#### EFI:

- 1. Copy Tuct0010.bin to EFI folder
- 2. Copy EFI folder to USB stick or HDD
- 3. Boot into internal shell enters the usb EFI folder and executes the below command Bios nsh
- 4. If the firmware update is complete, perform an AC power cycle.

#### Linux:

- 1. Copy Tuct0010.bin to AfuLnx64 folder
- 2. Copy AfuLnx64 folder to USB stick or HDD
- 3. Enter to AfuLnx64 folder and execute the below command./flash.sh
- 4. Reboot if complete the updated



#### NOTE

AFU FLASH Update may report change in ROM Layout. You can "F" to force the FLASH.



#### **NOTE**

Please refer to "Bios Update Process.doc" in bios release zip file for details.

### 4.12 BIOS Post Code

There are two ways to get post code,

- 1. check the LED debug card
- 2. execute the IPMI command as below

\$ ipmitool -I lanplus -H "\$BMC\_IP" -U "\$BMC\_USER" -P "\$BMC\_PASSWD" raw 0x32 0x73 0x00

e.g. \$ipmitool -I lanplus -H 192.168.0.3 -U admin -P admin raw 0x32 0x73 0x00



#### **NOTE**

BMC IP: -H \$BMC\_IP

User Account: -U \$BMC\_USER Password: -P \$BMC\_PASSWD

#### **Intel RC POST Code**

Post Code	Description		
KTI test points			
0xA0	Initialize KTI inuput structure default values		
0xA1	Collect info such as SBSP, Boot Mode, Reset type etc		
0xA3	Setup up minimum path between SBSP & other sockets		
0xA6	Sync up with PBSPs		
0xA7	Topology discovery and route calculation		
0xA8	Program final route		
0xA9	Program final IO SAD setting		
0xAA	Protocol layer and other Uncore settings		
0xAB	Transition links to full speed opeartion		
0xAE	Coherency Settings		
0xAF	KTI is done		
	KTI Error code		
0xD8	Boot Mode Error		
0xD9	Minimum Path Setup Error		
0xDA	Topology Discovery Error		
0xDB	SAD Setup Error		
0xDC	Unsupported Topology Error		
0xDD	Full Speed Transition Error		
0xDE	S3 Resume Error		
0xDF	SW Check Error		
MRC Test Points			
0x70	HBM State		
0x71	HBM Debug State		
0x72	HBM Internal State		
0x7E	Pipe Sync State		
0xB0	Dimm Detect		
0xB1	Clock Init		
0xB2	Access SPD Data		
0xB3	Global Early State		

0xB4	Rank Detect
0xB5	Parallel Dispatch
0xB6	DDRIO Init
0xB7	Channel Training
0xB8	Init Throttling
0xB9	Memory BIST
0xBA	Memory Init
0xBB	Print DDR Memory Map
0xBC	Config RAS
0xBD	Get Margins
0xBE	SSA API Init
0xBF	MRC Done
0xC1	Check POR
0xC2	Unlock Memory REGS
0xC3	Check Status
0xC4	Config XMP
0xC5	Memory Early Init
0xC6	Print DIMM Info
0xC7	NVDIMM Init
0xC9	SVL Scramble
0xCA	CMI Credit
0xCB	Check RAS
0xCC	Init ADR
0xCD	Init Structure Late State
0xCE	Memory Init Late State
0xCF	Select Boot Mode
0xD0	MKTME Early Flow
0xD1	SGX Pre-Memory Init
0xD2	Memory Health Teset
0xD3	Enable 2N mode
0xD5	CPL2 state
0xD6	Offset Training Result
050	MRC error code
0xE0	SPD Decode Error
0xE6 0xE7	RC DCA DFE Error
	RC Sweep LIB Internal Error
0xE8 0xE9	No Memory Error  LT Lock Error
0xEA	DDR Init Error
0xEB	
0xEC	Memory Test Error  Vendor Specific Error
0xED	DIMM Incompatible Error
OXEE	MRC Compatibility Error
0xEF	MRC Structure Error
0xF0	Set Vdd Error
0xF1	IOT Memory Buffer Error
0xF2	RC Internal Error
טאו ב	NO INCINAL LITO

0xF3	Invalid Register Access Error
0xF4	Set MC Freq Error
0xF5	Read MC Freq Error
0x70	DIMM Channel Errror
0x74	BIST Check Error
0xF6	SMBUS Error
0xF7	PCU Error
0xF8	NGN Error
0xF9	Interleave Failure
0xFA	SKU Limit Error
0xFB	CAR Limit Error
0xFC	CMI Failure
0xFD	Value Out of Range
0xFE	DDRIO HWFSM Error
0xFF	MRC Pointer Error

### **AMI POST Code**

Post Code	Description
0x10	PEI core is started
0x11	Pre-memory CPU initialization is started
0x12	Pre-memory CPU initialization is started (CPU module specific)
0x13	Pre-memory CPU initialization is started (CPU module specific)
0x14	Pre-memory CPU initialization is started (CPU module specific)
0x15	Pre-memory North Bridge initialization is started
0x16	Pre-memory North Bridge initialization is started (North Bridge module specific)
0x17	Pre-memory North Bridge initialization is started (North Bridge module specific)
0x18	Pre-memory North Bridge initialization is started (North Bridge module specific)
0x19	Pre-memory South Bridge initialization is started
0x1A	Pre-memory South Bridge initialization is started (South Bridge module specific)
0x1B	Pre-memory South Bridge initialization is started (South Bridge module specific)
0x1C	Pre-memory South Bridge initialization is started (South Bridge module specific)
0x1D~ 0x2A	Oem pre-memory initialization codes
0x2B	Memory initialization. Serial Presence Detect(SPD) data reading
0x2C	Memory initialization. Meory Presence detection
0x2D	Memory initialization. Programming memory timing information
0x2E	Memory initialization. Configuring memory
0x2F	Memory initialization. (Other)
0x30	Reserved for ASL (See ASL status codes section below)
0x31	Memory Installed
0x32	CPU post-memory initialization is started
0x33	CPU post-memory initialization. Cache initialization

0x34	CPU post-memory initialization. Application Processor(s) (AP) initialization
0x35	CPU post-memory initialization. BootStrap Processor(BSP) initialization
0x36	CPU post-memory initialization. System Management Mode (SMM) initialization
0x37	Post-memory North Bridge initialization is started
0x38	Post-memory North Bridge initialization is started (North Bridge module specific)
0x39	Post-memory North Bridge initialization is started (North Bridge module specific)
0x3A	Post-memory North Bridge initialization is started (North Bridge module specific)
0x3B	Post-memory South Bridge initialization is started
0x3C	Post-memory South Bridge initialization is started (South Bridge module specific)
0x3D	Post-memory South Bridge initialization is started (South Bridge module specific)
0x3E	Post-memory South Bridge initialization is started (South Bridge module specific)
0x3F~0x4E	OEM post memory initialization codes
0x4F	DXE IPL is started
	S3 resume progress codes
0xE0	S3 Resume is started (S3 Resume PPI is called by th DXE IPL)
0xE1	S3 Boot Script execution
0xE2	Video repost
0xE3	OS S3 wake vector call
0xE4~0xE7	Reserved for future AMI progress codes
	Recovery Progress Codes
0xF0	Recovery condition triggered by firmware (Auto recovery)
0xF1	Recovery condition triggered by user (Forced recovery)
0xF2	Recovery process started
0xF3	Recovery firmware image is found
0xF4	Recovery firmware image is loadded
0xF5~0xF7	Reserved for future AMI progress codes
OAI O OAI /	DXE Phase
0x60	DXE code is started
0x61	NVRAM initialization
0x62	Initialization of the South Bridge runtimes services
0x63	CPU DXE initialization is started
0x64	CPU DXE initialization (CPU module specific)
0x65	CPU DXE initialization (CPU module specific)
0x66	CPU DXE initialization (CPU module specific)
0x67	CPU DXE initialization (CPU module specific)
0x68	PCI host bridge initialization
0x69	· · · · · · · · · · · · · · · · · · ·
	North Bridge DXE initialization is started
0x6A	North Bridge DXE SMM initialization is started  North Bridge DXE initialization (North Bridge module specific)
0x6B	North Bridge DXE initialization (North Brodge module specific)

0x6C	North Pridge DVE initialization (North Prodge module enceifie)
0x6D	North Bridge DXE initialization (North Brodge module specific)
	North Bridge DXE initialization (North Brodge module specific)
0x6E	North Bridge DXE initialization (North Brodge module specific)
0x6F	North Bridge DXE initialization (North Brodge module specific)
0x70	South Bridge DXE initialization is started
0x71	South Bridge DXE SMM initialization is started
0x72	South Bridge devices initialization
0x73	North Bridge DXE initialization (South Brodge module specific)
0x74	North Bridge DXE initialization (South Brodge module specific)
0x75	North Bridge DXE initialization (South Brodge module specific)
0x76	North Bridge DXE initialization (South Brodge module specific)
0x77	North Bridge DXE initialization (South Brodge module specific)
0x78	ACPI module initialization
0x79	CSM initialization
0x7A~0x7F	Reserved for future AMI DXE codes
0x80~0x8F	OEM DXE initialization codes
0x90	Boot Device Selection(BDS) phase is started
0x91	Driver connecting is started
0x92	PCI Bus initialization is started
0x93	PCI Bus Hot Plug Controller initialization
0x94	PCI Bus Enumeration
0x95	PCI Bus Request Resources
0x96	PCI Bus Assign Resources
0x97	Console Output devices connect
0x98	Console input devices connect
0x99	Super IO initialization
0x9A	USB initialization is started
0x9B	USB Reset
0x9C	USB Detect
0x9D	USB Enable
0x9E~0x9F	Reserved for future AMI codes
0xA0	IDE initialization is started
0xA1	IDE Reset
0xA2	IDE detect
0xA3	IDE Enable
0xA4	SCSI initialization is started
0xA5	SCSI Reset
0xA6	SCSI Detect
0xA7	SCSI Enable
0xA8	Setup Verifying Password
0xA9	Satrt of Setup
0xAA	Reserved for ASL(See ASL Status Codes selection below)
0xAB	Setup Input Wait
0xAC	Reserved for ASL(See ASL Status Codes selection below)
0xAD	Ready To Boot event
0xAE	Legacy Boot event
0xAF	Exit Boot Services event
0xB0	Runtime Set Virtual Address MAP Begin

0xB1	Runtime Set Virtual Address MAP End	
0xB2	Legacy Option ROM initialization	
0xB3	System Reset	
0xB4	USB Hot Plug	
0xB5	PCI bus Hot plug	
0xB6	Clean-up of NVRAM	
0xB7	Configuration Reste (reset of NVRAM settings)	
0xB8~0xBF	Reserved for future AMI codes	
0xC0~0xCF	OEM BDS initialization codes	
ACPI ASL Checkpoints		
0x01	System is entering S1 sleeping state	
0x02	System is entering S2 sleeping state	
0x03	System is entering S3 sleeping state	
0x04	System is entering S4 sleeping state	
0x05	System is entering S5 sleeping state	
0x10	System is waking up from the S1 sleep state	
0x20	System is waking up from the S2 sleep state	
0x30	System is waking up from the S3 sleep state	
0x40	System is waking up from the S4 sleep state	
0xAC	System has transitioned into ACPI mode. Interrupt controller is in PIC mode.	
0xAA	System has transitioned into ACPI mode. Interrupt controller is in APIC mode.	

## **Chapter 5. BMC Configuration Settings**

## 5.1 Login



#### **NOTE**

For further details about the BMC, please refer to Tucana BMC Manual for reference. AIC® website link: https://www.aicipc.com/en/productdetail/51337.

The BMC default IP source is DHCP. The IP address can be configured in H20 IPMI configuration as demonstrated by the example below.

**Step 1** Open the browser and then type in the BMC IP address. IP address example: 192.168.22.108



Step 2 Use the default user name and password for first-time BMC WEB GUI login.

Field: Default UserName: admin Password: admin





#### NOTE

The default user name and password are in lower-case characters. Users who login with the root user name and password will have full administrative power. The root password can be changed after login.


## 5.2 Web GUI

#### 5.2.1 Menu Bar

The menu bar displays the following.


Firmware Information will be displayed with the latest version, date and time details. Power Control Status will be displayed as Host Online. To change the Power Control Status, click Host Online link.

- Dashboard
- Sensor
- System Inventory
- FRU Information
- Logs & Report
- Settings
- Remote Control
- Image Redirection
- Power Control
- Maintenance
- Sign out



#### 5.2.2 Dashboard

The Dashboard page gives the overall information about the status of a device. To open the Dashboard page, click Dashboard from the menu bar. A sample screenshot of the Dashboard page is shown below.




A brief description of the Dashboard page is given below.

- Language Selection
- BMC Power-On Hours
- Pending Deassertions
- Access Logs
- Today & 30 Days (Event Logs)
- Sensor Monitoring

#### **5.2.3 Sensor**

The Sensor Reading page displays all the sensor related information.

To open the Sensor Reading page, click Sensor from the menu. Click on any sensor to show more information about that particular sensor, including thresholds and a graphical representation of all associated events. A screenshot of Sensor Reading page is given below.



## 5.2.4 System Inventory

System Inventory page displays inventory information of host machine.

This page shows System, Processor, Memory Controller, Base Board, Power, Thermal, PCIE Devices, PCIE Function and Storage of host machine.


Click the tabs in the page to view details of each device. A screenshot of System Inventory page is given below.



#### 5.2.5 FRU Information

FRU Information page displays the BMC's FRU device information. FRU page shows information like Basic Information, Chassis Information, Board Information and Product Information of the FRU device.

To open the FRU Information page, click FRU Information from the menu bar. Select a FRU Device ID from the FRU Information section to view the details of the selected device. A screenshot of FRU Information page is given below.




## 5.2.6 Log & Reports

The Logs & Reports page displays the following information.


- IPMI Event Log
- System Log
- Audit Log
- Video Log

A screenshot displaying the menu items under Logs & Reports is shown below.



## 5.2.7 Settings

This group of pages allows you to access various configuration settings. A screenshot of Configuration Group menu is shown below.




## **Configuration Group Menu**

- Captured BSOD
- Date and Time
- External User services
- KVM Mouse Settings
- Log Settings
- Media Redirection Settings
- Network Settings
- PAM Order Settings
- Platform Event Filter
- Service
- SMTP Settings
- SSL Settings
- System Firewall
- User Management
- Video Recording
- Fan Mode
- IPMI Interfaces

#### 5.2.8 Remote Control

The Remote Control page consists of the following options. A sample screenshot is displayed below.

- Launch H5Viewer
- Launch JViewer
- · Launch Serial Over LAN



#### Launch H5Viewer

The system and browser requirements for Remote Control are given below.

#### **System Requirements**

- Client machine with 8GB RAM.
- If the client machine has 4GB RAM or lower, there will be lag in Video/Keyboard/ Mouse/Media redirection functionality.

#### **Supported Browsers**

- · Chrome latest version
- Firefox (with limited support)
- Microsoft Chromium-based Edge
- Safari (On Mac only)



#### **NOTE**

It is advisable to use Chrome or IE for H5Viewer, since Firefox has its own memory limitations.

In Microsoft Windows operating systems, IPv4 addresses are valid location identifiers in Uniform Naming Convention (UNC) path names. However, the colon ':' is an illegal character in a UNC path name. Thus, the use of IPv6 addresses is also illegal in UNC names.

For this reason, in IE browser the IPV6 address should be given in "Literal IPv6 addresses in UNC path names" format.


#### Example:

For web, 2001-db8-85a3-8d3-1319-8a2e-370-7348.ipv6-literal.net:85 Where IP is 2001:db8:85a3:8d3:1319:8a2e:370:7348 and port is 85.

To open Remote Control page, click Remote Control from the menu bar.


A detailed description of the menu items are given below.

Open the Remote Control page, click Launch H5Viewer. A sample screenshot of the Remote KVM page is shown below.



#### **Procedure To Start KVM**

1. Click Launch H5Viewer to open the Remote Control KVM page. A sample screenshot of the Remote KVM page is shown below.



2. To stop the H5Viewer video redirection, click Stop KVM.

#### Launch JViewer

This is an OS independent plug-in which can be used in Windows as well as Linux with the help of JRE. JRE should be installed in the client's system.

#### **Activate Serial Over LAN**


Activate Serial Over LAN.

Serial Over LAN (SOL) is a mechanism that enables the input and output of the serial port for a managed system to be redirected over IP; In this feature, Serial data is transmitted to HTML5 Web UI through websocket.

## 5.2.9 Images Redirection

This page is used to configure the images into BMC for redirection. This can be done either by uploading an image into BMC say, Local Media or by mounting the image from the remote system, Remote Media.


To open Images Redirection page, click Images Redirection from the menu bar. A sample screenshot of Images Redirection page is shown below.



The fields of Images Redirection page are explained below.

## Remote Images

The displayed table shows configured images on BMC. You can configure images of the remote media server.



#### 5.2.10 Power Control

This page allows you to view and control the power of your server.

To open Power Control, click Power Control from the menu bar. A sample screenshot of Power Control is shown below.



The various options of Power Control are given below.

**Power Off**: To immediately power off the server.

**Power On**: To power on the server.

**Power Cycle**: This option will first power off, and then reboot the system (cold boot).

**Hard Reset**: This option will reboot the system without powering off (warm boot).

**ACPI Shutdown**: This option to initiate operating system shutdown prior to the shutdown.

**Perform Action**: Click this option to perform the selected operation.

#### **Procedure**

Select an action and click Perform Action to proceed with the selected action.



## NOTE


During Execution you will be asked to confirm your choice. Upon confirmation, you will be informed about the status after few minutes.

## **5.2.11 Maintenance Group**

This group of pages allows you to do maintenance tasks on the device. The menu contains the following items:

- Backup Configuration
- BMC Recovery
- Firmware Image Location
- Firmware Information
- Firmware Update
- Preserve Configuration
- Restore Configuration
- Restore Factory Defaults
- System Administrator
- POST Code
- BMC Reset

A sample screenshot of Maintenance page is displayed below.



Maintenance

#### 5.2.11.1 Firmware Update

This wizard takes you through the process of firmware upgradation. A reset of the box will automatically follow if the upgrade is completed or cancelled. An option to Preserve All Configuration is available. Enable it, if you wish to preserve configured settings through the upgrade.

Warning: Please note that after entering update mode widgets, other web pages and services will not work. All open widgets will be closed automatically. If upgrade process is cancelled in the middle of the wizard, the device will be reset.

#### NOTE

The firmware upgrade process is a crucial operation. Make sure that the chances of a power or connectivity loss are minimal when performing this operation.

Once you enter into Update Mode and choose to cancel the firmware flash operation, the MegaRAC® card must be reset. This means that you must close the Internet browser and log back onto the MegaRAC® card before you can perform any other types of operations.

Once Firmware upgrade using web is started, the regular IPMI command will not be allowed for safety concern if Enable IPMI Command handling during flashing support is disabled in project configuration.

To configure, choose Firmware Image Location under Maintenance. To open Firmware Update page, click Maintenance → Firmware Update from the menu bar.


#### **Procedure**

1. Click Browse to select firmware image.

#### **NOTE**


A file upload pop-up will be displayed for http/https but in the case of tftp files, the file is automatically uploaded displaying the status of upload.

2. Click Start firmware update to load the Firmware Update information. A sample screenshot is displayed below.



#### **NOTE**

SignImage Public Key is feature based option. If encrypted Signimage feature is enabled, then support to Upload a public.pem key info option will be available.



Firmware Update Page


- 3. Click Preserve all Configuration to preserve all configuration.
  - Preserve all Configuration: To preserve all configuration.
  - Edit Preserve Configuration: To modify the Preserve status settings.

This wizard takes you through the process of AMI based firmware upgradation. The protocol information to be used for firmware image transfer during this update is as follows.

#### NOTE


All configuration items will be preserved/overwrite as default during the restore configuration operation.

4. Click Proceed to Flash, it will prompt you with the warning message. Click Ok to start the Firmware update.



- 5. The Firmware update undergoes the following steps:
  - a. Closing all active client requests
  - b. Preparing Device for Firmware Upgrade
  - c. Uploading Firmware Image.

A sample screenshot is shown as below.



## d. Verifying Firmware Image

In Section Based Firmware Update, you can configure the firmware image for section based flashing. Check the required sections and click Proceed to update the firmware.

If flashing is required for all images, select the option Full Flash.

If you select Version Compare Flash option from web, the current and uploaded module versions, FMHlocation, size will be compared.


If the modules differ in size and location, proceed with force firmware upgrade.

If all the module versions are same, restart BMC by saying all the module versions are similar.


If only few module versions are differ, those module will be flashed.

#### **NOTE**

Only selected sections of the firmware will be updated. Other sections are skipped. Before starting flash operation, you are advised to verify the compatibility between image sections.



- e. Flashing Firmware Image
- f. Resetting the image. The sample screenshot of Firmware update is as shown below.




#### **NOTE**

The Firmware Update page will be disabled and you will not be able to perform any other tasks until firmware upgrade is completed and the device is rebooted. You can now follow the instructions presented in the subsequent pages to successfully update the card's firmware. The device will reset if update is canceled. The device will also reset upon successful completion of firmware update.

## 5.2.11.2 BIOS Firmware Update

This wizard takes you through the process of host BIOS firmware upgradation. A screenshot of BIOS Firmware Update is as shown below.

To perform BIOS Firmware Update operation, click Maintenance → Firmware Update from the menu bar. A sample screenshot is displayed below.



**BIOS Firmware Update** 

#### Procedure

1. Click Browse to select BIOS Firmware image.

#### **NOTE**


Firmware update wizard will detect .bin extension as BIOS firmware image.


2. Click Start Firmware Update to load the BIOS firmware image information. A sample screenshot is displayed below.



#### **NOTE**


Once you enter Firmware update page, an alert message will pop up if the system is on. The wizard will activate the update process after the user powers off the system.





- 3. Click Proceed, it will prompt you with the warning message. Click OK to start the firmware update.
- 4. The BIOS Firmware Update undergoes the below steps.
  - a. Uploading Firmware Image
  - b. Getting BIOS existing and uploaded versions (BIOS Tag)
  - c. Flashing Firmware ImageFlashing Firmware Image

A sample screenshot is displayed below.




**BIOS Image Flashing** 

#### NOTE

The BIOS Firmware Update page will be disabled and this action will not allow the user to perform any other tasks until firmware upgrade is completed.


5. Once the BIOS firmware update is completed, it will prompt you with the success message. Click OK to complete the process. A sample screenshot is displayed below.



BIOS Firmware Update Success Message

## 5.2.12 Sign Out

To log out from, click the admin on the top right corner of the screen. A sample screenshot of admin option is shown below.



Click Sign Out to perform log out. A Warning message will be prompted you to proceed further, click OK to log out or Cancel to retain the interface.

# **Chapter 6. Technical Support**



## **Taiwan, Global Headquarters**

Address: No. 152, Section 4, Linghang N. Rd, Dayuan District,

Taoyuan City 337, Taiwan Tel: +886-3-433-9188 Fax: +886-3-287-1818

Sales Email: sales@aicipc.com.tw Support Email: support@aicipc.com

## Shanghai, China

Address: Room 215, Building 4, No.471

Guiping Road, Xuhui District, Shanghai City, 200233 China

Tel: +86-21-54961421

Sales Email: sales@aicipc.com.cn Support Email: support@aicipc.com

### Moscow, Russia

Address: No. 500, 5th Floor, 5th Entrance, 32A, Khoroshevskoye Shosse, Moscow,

123007

Tel: +7-4997019998A

Sales Email: support-ru@aicipc.com.tw Support Email: rma.russia@aicipc.com.tw

## **North California, United States**

Address: 48531 Warm Springs Boulvard Suite 404 Fremont, CA

94539, United States Tel: +1-510-573-6730

Sales Email: sales@aicipc.com Support Email: support@aicipc.com

## **South California, United States**

Address: 21808 Garcia Lane City of Industry, CA 91789,

**United States** 

Toll free: + 1-866-800-0056 Tel: +1-909-895-8989 Fax: + 1-909-895-8999

Sales Email: sales@aicipc.com Support Email: support@aicipc.com

## **New Jersey, United States**

Address: 322 Route 46 West Suite 100 Parsippany, NJ 07054 United States

Tel: +1-973-884-8886 Fax: +1-973-884-4794

Sales Email: sales@aicipc.com Support Email: support@aicipc.com

## **Houten, The Netherlands**

Address: Peppelkade 58, 3992AK, Houten,

The Netherlands Tel: +31-30-6386789 Fax: +31-30-6360638

Sales Email: sales@aicipc.nl

Support Email: support@aicipc.com

For additional technical support or questions about trouble shooting, please contact the AIC® representative nearest to you or visit our AIC® website for more information. AIC® website: https://www.aicipc.com/en/fag.