

# **SB201-TU**

Storage Barebone
User's Manual

# **Document Release History**

Release Date	Version	Update Content		
September, 2022	1	Released to public.		
October, 2022	1.1	BP update.		
November, 2022	1.2	System block diagram update.		
November, 2022	1.3	CPU location: JCPU1 (CPU0)/ JCPU2 (CPU1)		
December, 2022	1.4	Add OCP 3.0 installation.		
February, 2023	1.5	Correct OCP 3.0 adapter info.		
August, 2023	1.6	Update OCP 3.0 adatper content.		
October, 2023	1.7	Correct MB block diagram.		
November, 2023	1.8	IOS changed and add new section: 4.12 BIOS Post Code.		
April, 2024	1.9			

# **Table of Contents**

Preface	i
Safety Instructions	ii
About This Manual	
Chapter 1. Product Features	
1.1 Box Contents	
1.2 Specifications	
1.3 System Block Diagram	
1.4 Features	
Chapter 2. Hardware Setup	
2.1 Central Processing Unit	
2.1.1 Installation	
2.2 System Memory	
2.2.1 Placement	
2.2.2 DIMM Population	13
2.2.3 Installation	
2.3 Top Cover	
2.4 Power Supply Unit	
2.4.1 Installation	
2.4.2 LED Indicator	
2.5 Fan	
2.6 Disk Drive	
2.6.1 Disk Drive: 2.5-inch	
2.6.3 Drive Slot Map	
2.7 M.2 SSD (NGFF) Card	
2.8 Retimer Card	
2.9 OCP 3.0 Ethernet adapter	
2.10 Slide Rail	
Chapter 3. Hardware Settings	30 30
3.1 Block Diagram	
3.2 Placement	
3.3 Content List	
3.4 External Port	
3.5 Connector Definition	
3.6 Jumper Definition	
3.7 Internal LED	
3.8 Drive Backplane: 24 Bay (SKU1)	
3.8.1 Placement	
3.8.2 Connector	
3.8.3 LED Indicator	
3.8.4 PHY Mapping	
3.9 Drive Backplane: 8 Bay (SKU2/3/4)	
3.9.1 Placement	
3.9.2 Connector	
3 TO DOVE BACKDIADE: X BAV (SKTR/A/5)	hh

3.10.1 Placement	
3.10.2 Connector	
3.11 Drive Backplane: 8 Bay (SKU4/5)	
3.11.1 Placement	
3.11.2 Connector	
3.11.3 Jumper	
3.12 Drive Backplane: 8 Bay (SKU5)	76
3.12.1 Placement	
3.12.2 Connector	
3.12.3 Jumper	
Chapter 4. BIOS Configuration Settings	79
4.1 Navigation Keys	79
4.2 BIOS Menu	80
4.2.1 Menu	80
4.2.2 Startup	80
4.3 Main	81
4.3.1 Main	
4.4 Advanced	82
4.4.1 Trusted Computing	
4.4.2 Serial Port Console Redirection	
4.4.3 SIO Configuration	83
4.4.4 PCI Subsystem Settings	83
4.4.5 USB Configuration	
4.4.6 Network Stack Configuration	
4.4.7 T1s Auth Configuration	
4.4.8 RAM Disk Configuration	
4.4.9 Driver Health	
4.5 Platform Configuration	
4.5.1 PCH Configuration	
4.5.2 Server ME Configuration	
4.5.3 Server ME Debug Configuration	
4.5.4 Runtime Error Logging	
4.6 Socket Configuration	
4.6.1 Processor Configuration	
4.6.2 Common RefCode Configuration	
4.6.3 Memory Configuration4.6.4 IIO Configuration	
4.6.5 Advanced Power Management Configuration	
4.7 Server Mangement	
4.7.1 Processor Configuration	
4.7.2 System Event Log	
4.7.3 BMC Network Configuration	
4.8 Security	
4.9 Boot	
4.10 Exit	
4.11 BIOS Update Process	
4.12 BIOS Post Code	102

Chapter 5. BMC Configuration Settings	108
5.1 Login	108
5.2 Web GUI	109
5.2.1 Menu Bar	109
5.2.2 Dashboard	
5.2.3 Sensor	111
5.2.4 System Inventory	111
5.2.5 FRU Information	112
5.2.6 Log & Reports	113
5.2.7 Settings	114
5.2.8 Remote Control	115
5.2.9 Images Redirection	117
5.2.10 Power Control	118
5.2.11 Maintenance Group	119
5.2.11.1 Firmware Update	120
5.2.11.2 BIOS Firmware Update	
5.2.12 Sign Out	128
Chapter 6. Technical Support	129



Copyright © 2022 AIC®, Inc. All Rights Reserved.

This document contains proprietary information about AIC® products and is not to be disclosed or used except in accordance with applicable agreements.

# **Preface**

#### Copyright

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photo-static, recording or otherwise, without the prior written consent of the manufacturer.

#### **Trademarks**

All products and trade names used in this document are trademarks or registered trademarks of their respective holders.

#### **Changes**

The material in this document is for information purposes only and is subject to change without notice.

#### Warning

- A shielded-type power cord is required in order to meet FCC emission limits and also to prevent interference to the nearby radio and television reception. It is essential that only the supplied power cord be used.
- 2. Use only shielded cables to connect I/O devices to this equipment.
- 3. You are cautioned that changes or modifications not expressly approved by the party responsible for compliance could void your authority to operate the equipment.

#### Disclaimer

AIC® shall not be liable for technical or editorial errors or omissions contained herein. The information provided is provided "as is" without warranty of any kind. To the extent permitted by law, neither AIC® or its affiliates, subcontractors or suppliers will be liable for incidental, special or consequential damages including downtime cost; lost profits; damages relating to the procurement of substitute products or services; or damages for loss of data, or software restoration. The information in this document is subject to change without notice.

#### **Instruction Symbols**

Special attention should be given to the instruction symbols below.

lack of attention.

	NOTE	This symbol indicates that there is an explanatory or supplementary instruction.
<u>^</u>	CAUTION	This symbol denotes possible hardware impairment. Upmost precaution must be taken to prevent serious hardware damage.
	WARNING	This symbol serves as a warning alert for potential body injury. The user may suffer possible injury from disregard or

# **Safety Instructions**

Before you commence, please attentively read the following important discretions below. All cautions and warnings on the equipment or in the manuals should be circumspectly noted and reviewed.

Always ground yourself to prevent static electricity.

請全程接地,以防止靜電。 请全程接地,以防止静电。

Всегда заземляйте себя, чтобы избежать статического электричества.

Aard jezelf altijd om statische elektriciteit te voorkomen.

- Firmly ground yourself at all times when installing or assembling the internal components of the server. Most of electronic components in the server are highly sensitive to electrical static discharge.
- Use a solid grounding wrist strap and distinctively place all electronic components in static-shielded devices to prevent static. Grounding wrist straps can be purchased in any electronic supply store.
- Confirm that the power source is turned off and then disconnect the power cords from your system before performing any type of installation or manual servicing. A sudden surge of power could severely damage the sensitive electronic components.
- Do not precipitously open the system's top cover. If you must open the cover for maintenance purposes, only a trained technician should be allowed to proceed this action. Integrated circuits on computer boards are highly sensitive to static electricity. Before operating a board or integrated circuit, touch an unpainted portion of the system unit chassis for a couple of seconds to discharge any static electricity on your body.

Place the server in a stable environment.

請將伺服器放置在穩定的環境中。

请将伺服器放置在稳定的环境中。

Поместите сервер в стабильную среду.

Plaats de server in een stabiele omgeving.

- Place this equipment on a stable surface when installing. A small mild drop or fall could cause fatal injury to both the equipment and the person handling the equipment.
- Please keep this equipment away from humidity to prevent vast rust and disintegration.
- Carefully and accurately mount the equipment into the rack. Uneven mechanical loading may lead to hazardous consequences.
- This equipment is to be installed for operation in an environment with maximum ambient temperature below 35°C.
- Review the environment before performing any installation or servicing. Keep the equipment away from hazardous and uneven grounds.
- This server must be installed only in Restricted Access Locations.

Handle equipment with care.

請謹慎操作設備。

请谨慎操作设备。

Обращайтесь с оборудованием осторожно.

Behandel de apparatuur voorzichtig.

- Do not cover the openings of the system. The openings on the system are for air convection, which intentionally protect the equipment from overheating.
- Never pour any liquid into ventilation openings of the system. This could cause catastrophic fire or electrical shock.

- Ensure that the voltage of the power source is within the specification on the label when connecting the equipment to the power outlet. The current load and output power of loads must be within the specification.
- This equipment must be firmly connected to reliable grounding before usage. Pay special attention to power supplied other than direct connections, e.g. using of power strips.
- Place the power cord out of the way of foot traffic. Do not place anything over the power cord. The power cord must be rated for the product, voltage and current marked on the product's electrical ratings label. The voltage and current rating of the cord should be greater than the voltage and current rating marked on the product.

Pay attention to hardware maintenance.

注意硬體維護。

注意硬体维护。

Обратите внимание на обслуживание оборудования.

Besteed aandacht aan hardware-onderhoud.

- If the equipment is not used for a long time, disconnect the equipment from mains to avoid being damaged by transient over-voltage.
- Module and drive bays must not be empty. They must have a dummy cover.
- Never open the equipment without professional assistance. For safety reasons, only qualified service personnel should open the equipment.
- If one of the following situations arise, the equipment should be checked and tested by service personnel:
  - 1. The power cord or plug is damaged.
  - 2. Liquid has penetrated the equipment.
  - 3. The equipment has been exposed to moisture.
  - 4. The equipment does not work well or will not work according to its user manual.
  - 5. The equipment has been dropped and/or damaged.
  - 6. The equipment has obvious signs of breakage.
  - 7. Please disconnect this equipment from the AC outlet before cleaning. Do not use liquid or detergent for cleaning. The use of a moisture sheet or cloth is recommended for cleaning.



#### **CAUTION**

The equipment intended for installation should be placed in Restricted Access Location.



#### CAUTION

There will be a risk of explosion if battery is replaced by an incorrect type. Dispose of used batteries according to the instructions. After performing any installation or servicing, make sure the enclosure is correct in position before turning on the power.

#### CAUTION



This unit may have more than one power supply. Disconnect all power sources before maintenance to avoid electric shock.



# **About This Manual**

Thank you for selecting and purchasing the SB201-TU.

This user's manual is provided for professional technicians to perform easy hardware setup, basic system configurations and quick software startup. This document pellucidly presents a brief overview of the product design, device installation and firmware settings for SB201-TU. For the latest version of this user's manual, please refer to the AIC® website: https://www.aicipc.com/en/productdetail/51330.

#### **Chapter 1 Product Features**

SB201-TU is a flexible storage server barebone that is specifically designed to accommodate diverse corporations and enterprises for managing heavy workloads and multiple applications.

#### **Chapter 2 Hardware Setup**

This chapter displays an easy installation guide for assembling the hardware in this product. Utmost caution for proceeding to set up the hardware is highly advised. Most of the components are highly fragile and vulnerable to exterior influence. Do not endanger the device by placing the device in an unstable environment.

#### **Chapter 3 Motherboard Settings**

This chapter elaborates the overall layout of the server motherboard, including multifarious connectors, jumpers and LED descriptions. These descriptions assist users to configure different settings and functions of the motherboard, as well as to confirm the placement of each connector and jumper.

#### **Chapter 4 BIOS Configuration Settings**

This chapter introduces the key features of BIOS, including the descriptions and option keys for diverse functions. These details provide users to effortlessly navigate and configure the input/output devices.

#### **Chapter 5 BMC Configuration Settings**

This chapter illustrates the diverse functions of IPMI BMC, including the details on logging into the web page and assorted definitions. These descriptions are helpful in configuring various functions through Web GUI without entering the BIOS setup. For more information of BMC configurations, please refer to IPMI BMC (Aspeed AST2500) User's Manual for a more detailed description.

#### **Chapter 6 Technical Support**

For more information or suggestion, please contact the nearest AIC® corporation representative in your district or visit the AIC® website: https://www.aicipc.com/en/index. It is our greatest honor to provide the best service for our customers.

# **Chapter 1. Product Features**

SB201-TU is a high density storage server that includes motherboard, chassis, power supply and disk drive. For more information about our product, please visit our website at <a href="https://www.aicipc.com/en/index">https://www.aicipc.com/en/index</a>.

Before removing the subsystem from the shipping carton, visually inspect the physical condition of the shipping carton. Exterior damage to the shipping carton may indicate that the contents of the carton are damaged. If any damage is found, do not remove the components; contact the dealer where the subsystem was purchased for further instructions. Before continuing, first unpack the subsystem and verify that the number of components in the shipping carton is accurate and in good condition.

#### 1.1 Box Contents

This product contains the components listed below.

Please confirm the number and the condition of the components before installation.

	Pre-installed into the system	Number
✓	1200W redundant power supply 80+ Platinum	1+1
	2.5-inch hot swap disk drive tray Front: 15mm	24
•	2.5-inch hot swap disk drive tray Rear: 7mm	2
✓	Heat sink	2
✓	Easy swap fan 6 x 60x38mm	6
✓	AIC® Tucana motherboard	1
	Accessory Item	Number
✓	EPE foam for front board: 563*400*105H	1
✓	EPE foam for rear board: 563*400*105H	1
✓	EPE foam for front tray: 563*300*145H	1
✓	EPE foam for rear tray: 563*300*145H	1
✓	EPE pad for Rail Box: 130*100*30H	1
✓	EPE pad HSK Box: 160*100*100T	2
✓	Power cord	vary per region
✓	28-inch tool-less slide rail assembly	1

Product features are subject to change without notice.


# 1.2 Specifications

Dimensions mm : 430		m : 430 x 646.2 x 88.2		Expansion Slots	PCle 4.0		PCIe X16 slots (HHHL) + 1 x OCP 3.0 PCIe X8 slots (HHHL)	
(W x D x H)	inches: 17 x 25.4 x 3.5					I UEFI BIOS		
Motherboard	AIC Server B	oard Tucana			BIOS Type • SF		I (Serial Peripheral Interface)	
Processor	* 3rd Gen Intel® Xeon® Scalable Processors     (Ice Lake)     * Supports CPU TDP up to 270W     *Use over 165W CPU, please contact AIC     Technical Support for more info/details about optimized CPUs and specialized system.		System BIOS		FLASH Interface  • ACPI • PXE • WOL • AC loss recovery • IPMI 2.0 KCS interface • SMBIOS			
	QPI Speeds	11.2 GT/s			BIOS Features	• Sei	rial console redirection	
	Socket Type Socket P+ (LGA-4189)					• BIC	OS Boot OS Recovery Mode	
Chipset Support	Intel® C621A	Chipset				• SR		
System Memory	• 16 x DIMM	slots support: D	PU, 1 x DIMM per channel DR4 REG ECC 3200/2933/2666 Memory 200 (Barlow Pass) support			• PC	• TPM • PCle NTB	
Front Panel	System power	r on/off, System	ID, System reset, 1x USB 3.0 Type A		SATA / SAS	•8 x	® C621A PCH on-chip solution SATA 6.0 Gb/s (by 2 x mini-SAS)	
LEDs	Power status	, System alert, I	AN activity, Drive activity, System ID		OAIA7 OAO		SATA 6.0 Gb/s (by 2 x SATA 7 pin) onal SAS 3008/3108 modules (on OCP)	
	External	2.5" hot swap	24 x SATA/SAS3/NVMe (15mm, Front)		IPMI	Aspeed AST2500 Advanced PCIe Graphics & Remote Management Processor		
Drive Bays			2 x 2.5" hot swap (7mm, rear)				Baseboard Management Controller     Intelligent Platform Interface 2.0 (IPMI 2.0)	
	Internal	M.2	2 x M.2(NGFF)/M-Key/2280	On-board		iKVM, Media Redirection, IPMI over LAN, Serial over LAN		
	SK Options SK PC SK PC Tri- SK bac	SKU1: 1 x 24-port expander backplane  SKU2: 3 x 8-port SAS3 backplane  SKU3: 2 x 8-port SAS3 backplane, 1 x 8-port SAS3/ PCIe Gen4 NVMe tri-mode backplane		Devices		SMASH Support		
					Network Controllers	Realtek® RTL8211EL single port 1Gbps     Ethernet PHYceiver for dedicated BMC port		
Backplane								
		PCIe Gen4 NV	ort SAS3 backplane, 2 x 8-port SAS3/ Me tri-mode backplane (Additional Switch/Retimer card required)			Aspeed AST2500 Advanced PCIe Graphics & Remote Management Processor • PCIe VGA/2D Controller • 1920x1200@60Hz 32bpp		
			ort SAS3/PCIe Gen4 NVMe Tri-mode ditional Tri-mode/PCIe Switch/Retimer		Graphics			
	LAN	1 x GbE RJ45	x GbE RJ45 dedicated to BMC management		• Storage temperature: -10°C(14°F) ~ 60°C(140°F)		:-10°C(14°F) ~ 60°C(140°F)	
	USB	2 x USB 3.2 G	en 1x1 Type A	Environmental Specifications	• Operating temperature: 0°C(32°F) ~ 3			
Rear I/O	VGA	1 x external DE	3-15 VGA port	- opcomodacino	Storage operat	operating humidity: 5%~95% non-condensing		
	Serial Port	1 x external Co	DM port phone jack				kgs : 25.4	
Power Supply	1200W 1+1 redundant power supply 80+ Platinum  • AC INPUT : 100~240V,50/60Hz,10-5A		Gross Weight	(w/ PSU & Rail)		lbs : 56		
System Cooling	6 x 60x38mm easy swap fans							
System Management	IPMI 2.0     KVM over If     Media redire     Temperature		System ID /     System fail indicator     Remote power on/off/reset     SEL message alarm	Packaging Dimensions	· (W x D x H)	(W x D x H) mm : 605 x 880 x 322 inches : 23.8 x 34.7 x 12		
wanagement	PSU sensor monitor System temperature System temperature Through mail SNMP support Intel NM		Mounting	Standard 28" tool-less slide rail		28" tool-less slide rail		



OCP does not support standby mode.

# 1.3 System Block Diagram



\*Additional RAID Adapter/HBA card required.

#### 1.4 Features


SB201-TU is a reliable 2U storage server barebone with 24 hot swap drives bays. This product is designed to accommodate the AIC-patented serverboard, Tucana, which supports two Intel® Xeon® Scalable Processors and 16 DDR4 DIMM to offer greater performance, efficiency and utility for our customers. Featuring Intel® C621A Series Chipset, which is emphasized for its accelerated speed and expansion, this product enhances these advantages by integrating flexible IO usage and system expansion into to provide greater bandwidth and utilization.

In addition to the noteworthy features of the barebone, SB201-TU provides immediate and efficient management with Onboard Baseboard Management Controller and greater I/O extension. Featuring IPMI 2.0 and Aspeed AST2500 Advanced PCIe Graphics, the server board offers support for iKVM, Media Redirection, Smash Support, IPMI over LAN and Serial over LAN.

- 2U 24-Bay high density storage server barebone
- Supports 3rd Gen. Intel® Xeon® Scalable processors (Ice Lake)
- Intel® C621A Chipset to provide 5+ years product life cycle
- Onboard Baseboard Management Controller for system management and IPMI control
- Dedicated BMC management port
- Front-to-back airflow and easy swap redundant fans to provide optimal thermal conditions

# **Front Panel**

#### **Disk Drive**




System LED Indicator and switch

Item	Description	Item	Description
	Power Button	图	LAN LED
-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Power Status LED		System Reset Button
	Drive Activity LED		System Alert LED
	System ID LED		ID Button


Indicator	Color	Description		
Power Status LED	Green	System is on.		
Power Status LED	Off	System is off.		
Drive Activity LED	Yellow (Blinking)	HDD activity is detected.		
Drive Activity LED	Off	HDD activity is not detected.		
LAN Activity LED	Yellow (Blinking)	LAN1 activity is detected.		
System Alert LED	Red	Critical system failure is detected. (processors, memory, voltage regulations, thermal events, fan failures, NMI, etc.)		
	Off	No critical failure is detected.		
System ID LED	Blue	ID activity is detected.		
System in LED	Off	ID activity is not detected.		

# Rear Panel



Item	Description
1	1200W 1+1 redundant power supply 80+ Platinum • AC INPUT: 100~240V,50/60Hz,10-5A
2	2 x 2.5-inch hot swap disk drive bays (7mm)
3	OCP 3.0 slot
4	1 x external COM port phone jack
5	2 x USB 3.2 Gen1x1 Type A in double-stack connector
6	1 x GbE RJ45 dedicated to BMC management port
7	3 x PCle X16 slots (HHHL) / 2 x PCle X8 slots (HHHL)

# **Top View**



Item	Description
1	1200W 1+1 redundant power supply 80+Platinum
2	6 x 60x38mm easy swap fans
3	24 x 2.5-inch hot swap disk drive SATA/SAS3/NVMe (15mm, Front)

# Chapter 2. Hardware Setup

This chapter provides the graphic detail and basic instruction for hardware installation. Turn off the system and unplug all peripheral devices before proceeding.

# 2.1 Central Processing Unit

The serverboard supports dual Xeon scalable processors and Socket P4 (LGA-4189).

#### 2.1.1 Installation

To ensure a safe and easy setup, you need to prepare before installation:

- ☑ a T30 torque screwdriver
- ☑ ESD wrist strap/mat and conductive foam pad
- ☑ Safe and stable environment



#### **CAUTION**

The pins of the processor socket are vulnerable and easily susceptible to damage if fingers or any foreign objects are pressed against them. Please keep the socket protective cover on when the processor is not installed.




#### **CAUTION**

When unpacking a processor, hold the processor only by its edges to avoid touching the contacts.

#### Standard Processor Assembly:


A standard processor assembly is comprised of 5 components: processor carrier, processor, bolster plate assembly, socket and back plate.






### Procedure:

① Remove the dust cover. Push the tab inward on both sides to remove.



 $\ensuremath{@}$  Remove the Pnp cap from the socket. Press the tabs on both sides to remove.





③ Insert the CPU into the CPU carrier. Carefully align and insert on side of the CPU and then the other.




### **NOTE**


Must ensure to match the direction and pin of the CPU with the carrier. Refer to the placement of pin 1.





Attach the heat sink onto the CPU carrier. Hook the corners of the CPU carrier to the back side of the heat sink.






Heatsink back side


⑤ Install the assembled heat sink and CPU carrier onto the CPU socket. Please use a T-30 torque driver tighten the nuts in the four corners of the heat sink labeled in the order  $1 \rightarrow 2 \rightarrow 3 \rightarrow 4$ .



#### **CAUTION**


Failure to tighten the heat sink screws in the specified order may cause damage to the processor socket assembly. Heat sink screws is recommended to be tightened to 8 inlbs torque, but can be tightened to 12 in-lbs torque according to the indicated order on the top of the heatsink label.






Screw tightening order

© Press the rotating wire located on the four corners of the heat sink to latch position to secure the heat sink.





Latched postion

# 2.2 System Memory

#### 2.2.1 Placement


The DIMMs are displayed on the Tucana board as JDIMM1/JDIMM2/JDIMM3/JDIMM4/JDIMM5/JDIMM6/JDIMM7/JDIMM8/JDIMM9/JDIMM10/JDIMM11/JDIMM12/JDIMM13/JDIMM14/JDIMM15/JDIMM16

# To ensure satisfactory performance, you need to:

☑ Verify the DIMM type:

This product supports DDR4 RDIMM/LRDIMM

✓ Verify if all of the DIMMs installed are of the same DIMM type to avoid memory failure and loss of performance speed.



#### 2.2.2 DIMM Population



#### **NOTE**

Rules to abide by before installation:

- Must install at least one DDR4 DIMM per socket.
- If only one DIMM is populated in a channel, you must install it in the slot furthest away from the CPU.
- Must populate DIMM0 before DIMM1.



The symbol # in the graph below indicates that the DIMM slot is populated.

# 1 CPU Configuration

Placement		DIMM Number						
		1	2	4	6	8		
	JDIMM1		#	#	#	#		
	JDIMM2	#			#	#		
	JDIMM4				#	#		
CPU0	JDIMM3			#		#		
CPUU	JDIMM7			#		#		
	JDIMM6				#	#		
	JDIMM5		#	#	#	#		
	JDIMM8				#	#		

# 2 CPU Configurations


Placement		DIMM Number											
Plac	Flacement		2	4	6	8							
	JDIMM1		#	#	#	#							
	JDIMM2	#			#	#							
	JDIMM4				#	#							
CPU0	JDIMM3			#		#							
CPUU	JDIMM7			#		#							
	JDIMM6				#	#							
	JDIMM5		#	#	#	#							
	JDIMM8				#	#							
Placement		1	2	4	6	8							
	JDIMM9		#	#	#	#							
	JDIMM10	#			#	#							
	JDIMM12				#	#							
CPU1	JDIMM11			#		#							
	JDIMM15			#		#							
	JDIMM14				#	#							
	JDIMM13		#	#	#	#							
	JDIMM16				#	#							

#### 2.2.3 Installation


**Step 1** Unlock the DIMM socket by pressing the retaining clip outward.



**Step 2** Insert the memory module into the slot. Make sure that the DIMM notch is accurately positioned.





**Step 3** Close the retaining clip to complete installation.



# 2.3 Top Cover

- ① Press the button on the both side of the chassis.
- ② Slide the top cover towards the rear of the system barebone.
- 3 Lift the top cover upward to remove.






# 2.4 Power Supply Unit

#### 2.4.1 Installation

- ① Press the ejector to release the module.
- ② Pull the handle to remove the module out of the chassis.
- ③ Push the replaced power supply unit into the chassis. Ensure that the module is hooked into the cage.




#### 2.4.2 LED Indicator

Color	Behavior	Description					
Croop	Solid	Output on and working normally.					
Green	Blinking, 1Hz	Only 12Vsb (PS off) or PSU is in cold redundant state.					
	Solid	Power supply critical event causing a shutdown; AC cord unplugged or AC power lost, failure, OCP, OVP, fan fail.					
Amber	Blinking, 1Hz	Power supply warning events where the power supply continues to operate high temp, high power, high current, slow fan.					



# 2.5 Fan


- ① Remove the top cover from the chassis. Please refer to <u>Section 2.3 Top Cover</u>.
- ② Unplug the fan cables and connectors from the server board.
- 3 Pull the top fan out of the chassis.




# 2.6 Disk Drive


### 2.6.1 Disk Drive: 2.5-inch

- Press the ejector on the tray to release the handle.
   Pull the tray handle completely outward.
   Pull the drive tray out of the chassis.





4 Insert the disk drive into the tray. Ensure that the dimples on the tray match the disk drive. For additional assurance, fasten the screws \* 4 on the tray to secure the disk drive.




- © Push the tray with the installed disk drive into the end of the drive slot in the chassis.
- © Close the tray handle.

#### 2.6.2 LED Indicator

Indicator	Color	Behavior	Description						
LIDD A ativity	Blue	On	HDD is present.						
HDD Activity LEDs	l Blue	Blinking	HDD Activity is detected or located.						
		Off	HDD is not connected or the system power is off.						
		Off	No control bit is set or set by any of the following bits:  1. RQST OK  2. RQST RSVD DEVICE  3. RQST HOT SPARE  4. RQST ACTIVE						
HDD Fault/Status LEDs	Red	Blinking	Set by any of the following bits:  1. RQST CONS CHECK 5. RQST R/R ABORT  2. RQST IN CRIT ARRAY 6. RQST INSERT  3. RQST IN FAILED ARRAY 7. RQST REMOVE  4. RQST REBUILD/REMAP 8. PRDFAIL						
	Red	On	Set by any of the following bits:  1. RQST MISSING  2. RQST FAULT						


# 2.6.3 Drive Slot Map

#### Front Panel with SAS drive




										Drive	Slo	t Nur	nber	•									
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24

### Rear Panel with 2 \* SATA drive



# 2.7 M.2 SSD (NGFF) Card


- ① Remove the top cover from the chassis. Please refer to <u>Section 2.3 Top Cover</u>.
- ② Align and insert the M.2 card into the socket. Ensure the size of your M.2 card match the corresponding standoff on the serverboard.
- 3 Fasten the screws to complete setup.




### 2.8 Retimer Card

### SKU4: 1 x 8-port SAS3 backplane, 2 x 8-port SAS3/PCle Gen4 NVMe tri-mode backplane

- ① Remove the top cover from the chassis. Please refer to <u>Section 2.3 Top Cover</u>.
- ② Align and insert the retimer card into the appropriate card slot.
- 3 Ensure that the card is properly aligned and fastens the screw to complete setup.







PCIeX16 retimer card

# SKU5: 3 x 8-port SAS3/PCIe Gen4 NVMe Tri-mode backplane

- ① Remove the top cover from the chassis. Please refer to <u>Section 2.3 Top Cover</u>.
- 2 Align and insert the retimer card into the appropriate card slot.
- 3 Ensure that the card is properly aligned and fastens the screw to complete setup.





# 2.9 OCP 3.0 Ethernet adapter




#### **CAUTION**

Make sure that all server power cords are disconnected from their power sources before performing this procedure.

#### Attention:

- Power off the server and disconnect all power cords for this task.
- Prevent exposure to static electricity, which might lead to system halt and loss of data, by keeping static-sensitive components in their static-protective packages until installation, and handling these devices with an electrostatic-discharge wrist strap or other grounding system.
- ① Turn off the power of server. Remove the metal cover of OCP 3.0 slot.




metal cover


② Push the OCP 3.0 Ethernet adapter to insert it into the connector on the motherboard.



3 Fasten the thumbscrew to secure the card.




For the type of the internal OCP card, to prevent the damage of accidentally pulling out
 the OCP card tray, use the M2 screws to lock the OCP card onto the guide rail.





The M2 screws are in the accessory bag.

- © Connect the cables to the OCP 3.0 Ethernet adapter.
- ⑥ Change PCIe setting in BIOS setup. Depend on the OCP card then setting its root port's bifurcation. Set Socket configuration → IIO configuration → Socket0 configuration → IOU0 (IIO PCIe port 1) to x8x8 or x4x4x4x4 or keeping the default x16



10G	PN	
OCP module (Dual port Intel X550-AT2 10G Base-T)	M04-1399-016	M06 1200 000
HBA mezzanine card	DB-A00000273	M06-1399-009



#### 2.10 Slide Rail

#### NOTE




This section provides a basic instruction for mounting the slide rail onto the system. Tool-less rails vary per order. The rail in this manual may not exactly match the rail for your system. Please refer to the specifications or quick installation guide that came with your purchased product.

#### **CAUTION**



They rack may tilt and fall due to incorrect installation or placed on uneven grounds. The rack must be placed in a flat surface before you begin to slide the system barebone in for servicing.


- 1. Pull the inner rail out of the slide rail until it clicks.
- 2. Detach the inner rail completely from the slide rail by pulling the white tab forward.




3. After the inner rail is dislodged, adjust the middle rail back to its original position by pushing the tab on the middle rail.




4. Install the inner rail onto the system barebone. Lock the keyholes and secure the screws on sides of the system.



5. Continue installing the outer rail bracket to the mounting frame. Attach the outer rail assembling to the frame and press the bracket to form a rack on both ends. Repeat to fully mount the bracket assembly on the other side.



6. Pull out the middle channel until the ball bearing retainer is locked forward.






#### **NOTE**

Verify ball bearing retainer is locked forward.

7. Slide the release tab and push barebone into rack. Make sure the barebone is completely installed onto the rack.






This information is provided for professional technicians only.


# **Chapter 3. Hardware Settings**

This section provides illustrations that display the internal jumpers, connectors, and system LED indicators on the Tucana motherboard. The motherboard layout and essential connectors are listed below for your reference.

# 3.1 Block Diagram



### 3.2 Placement




# 3.3 Content List

Port/Slot/Socket		Port/Slot/Socket		
RJ45 Port	JLAN1	Battery	JBAT	
USB 3.0 Type A Port	JUSB1	SPI BMC Socket	JSPI_BMC	
COM Dowt	100M1	COM Part Hander	JCOM1_INT	
COM Port	JCOM1	COM Port Header	JCOM2	
	PCIE1			
PCIE 4.0 Slot	PCIE2	VGA Connector	JVGA	
	PCIE4			
PCIE 4.0 Slot	PCIE3	OCP 3.0 Connector	JOCP	
PGIE 4.0 SIOL	PCIE5	OCF 3.0 Connector	JUCP	
SPI BIOS Socket	JSPI_BIOS			
Connector	Placement	Connector	Placement	
LCM Header	JLCM	Power Supply Connector	JPWR1	
BMC Buzzer	JBUZZER	SATA Connector	SATA1 SATA2	
PLD QSD Header	JQSD	Power Supply Connector	JPWR_12VSB	
BMC Debug Port Header	JBMC_DP	PMBUS Header	JPMBUS	
I210 MDI Header	JLAN2_INT	Power Supply Connector	JPWR2 JPWR3 JPWR4	
PCH SGPIO Header	JSSGPIO JSGPIO	BMC I2C10 Header	JBMC	
Chassis Intrusion	JINTRUDER	Fan Connector	JFAN1 JFAN2 JFAN3 JFAN4 JFAN5 JFAN6	
LPC Debug Port Header	JLPC_DP	Front I/O USB Header	JUSB2_INT	
Speaker	JSPKR	CPU PCIe Hot Plug Header	JPEHP	
VROC Key Header	JRAID_KEY	SFF-8654 Connector J10 (PCle 4.0) J13 J14		
External Thermal Sensor Header	JTP_SEN1 JTP_SEN2	Front Panel Header	JFRONT	
CPU XDP Header	JCPU_XDP	M.2 (2280) Connector	J7 J8	
PCH GPIO Header	JPCH_GPI0	IPMB Header	JIPMB	
VRM SMB Header	JSMB_VR	PLD Download Header JPLD		
SATA DOM Power Header	JDOM_PWR1 JDOM_PWR2	BMC GPIO Header	JBMC_GPIO	
SFF-8654 Connector (PCle 3.0/SATA3)	J12			


Jumper	Placement	Jumper	Placement
J12 SSD1 PCIE/SATA Select Jumper	J15	BIOS Recovery Mode Jumper	J6
J12 SSD2 PCIE/SATA Select Jumper	J16	BMC Reset Jumper	JBMC_RST
No Reboot (Watch Dog) Jumper	J1	BMC ARM Disable Jumper	JBMC_DIS
BMC Debug Port Select Jumper	J2	CMOS Jumper	JCMOS
ME Force Recovery Mode Jumper	J3	PECI Master Select Jumper	JPECI
BMC SoC Flash Configuration Jumper	J4	BMC NCSI Select Jumper	JNCSI_SEL
Flash Descriptor Security Override Jumper	J5		

## 3.4 External Port



	Item
1	COM by Phone Jack
2	2 * USB 3.2 Gen1x1
3	RJ45 for BMC management

#### **LAN LED Indicator**




Item	Color	Behavior	
	Green (blinking)	Activity detected.	
Activity/Link LED	Off	Not active, LAN cable no connect.	
	On	Link.	
	Off	10M bps connection or no link.	
Speed LED	Green	100M bps connection.	
	Orange	1G bps connection.	


### 3.5 Connector Definition

LCM Header (JLCM)

This is a 5-pin header that supports the LCM(LCD Module).

1	SW_PWR_BTN#
2	SW_RST_BTN#
3	TXD
4	RXD
5	GND







PLD QSD Header (JQSD)

This is a 2x5-pin header that supports PLD(Programmable Logical Device) debug.

+3.3V_DUAL	2	1	QSD_CLK
GND	4	3	QSD_LD#
SMB_SCL	6	5	QSD_DI
SMB_SDA	8	7	QSD_DO
MCU_PRSNT#	10	9	GND






BMC Debug port Header (JBMC\_DP) This is a 3-pin connector that supports BMC debug.

1	SPE_TXD
2	SPE_RXD
3	GND







I210 MDI Header (JLAN2\_INT)

This 2x4-pin header is used to provide I210 MDI(Media Dependent Interface) functionality.

MDI_DN2	2	1	MDI_DP3
MDI_DP2	4	3	MDI_DN3
MDI_DN1	6	5	MDI_DP0
MDI_DP1	8	7	MDI_DN0






PCH SGPIO Header (JSSGPIO & JSGPIO)

This is a 6-pin connector that is used to control general device data.

1	GND
2	DATA1
3	DATA0
4	LOAD
5	сьоск
6	+3.3V






Chassis Intrusion (JINTRUDER)

This is a 2-pin connector that supports chassis security.


JINTRUDER	Se	etting
Short	Case open	
Open	Enable	Default






LPC Debug Port Header (JLPC\_DP)
This is a 2x6-pin header for low pin count debug.


CLK_24M	2	1	GND
LFRAME_N	4	3	PIRQA
PLTRST_N	6	5	SERIRQ
LAD3	8	7	LAD2
+3.3V	10	9	LAD1
LAD0	12	11	GND






VROC Key Header (JRAID\_KEY)
This is a 4-pin key that supports VROC
(Intel® Virtual RAID on CPU), specifically
used for NVMe SSDs.

1	GND
2	+3.3V_DUAL
3	GND
4	PCH_GPP_C10






PCH GPIO Header (JPCH\_GPIO)

This is a 3-pin header defines an input and output signal to the platform controller hub.

1	PCH_GPP_C16
2	PCH_GPP_C17
3	GND






VRM SMB Header (JSMB\_VR)


This is a 3-pin SMBus header that supports VRM (Voltage Regulator Module).


1	SMB_VR_DAT
2	GND
3	SMB_VR_CLK






SATA DOM Power Header (JDOM\_PWR1 & JDOM\_PWR2) This is a 2-pin header that supplies power to SATA DOM.






Power Supply Connector (2x10-pin) (JPWR1) This is a 2x10-pin connector that provides the motherboard with power.

+3.3V	11	1	+3.3V
N.C.	12	2	+3.3V
GND	13	3	GND
PS0N	14	4	+5V
GND	15	5	GND
GND	16	6	+5V
GND	17	7	GND
N.C.	18	8	PWROK
+5V	19	9	+5VSB
+5V	20	10	+12V







Power Supply Connector (2x2-pin) (JPWR\_12VSB) (option)

This is a 2x2-pin connector that provides the motherboard with power.

+12VSB	3	1	GND
+12VSB	4	2	GND
,			








#### PMBUS Header (JPMBUS)

This is a 5-pin header that is used to control power supplies.

- 1 SMB\_PMBUS\_CLK
- 2 SMB\_PMBUS\_DATA
- 3 PMBUS\_ALERT\_N
- 4 GND
- 5 5VSB









BMC I2C10 Header (JBMC)

This 1 x 3 Pin header is used to provide BMC I2C10 functionality.

1	12C10_SCL
2	12C10_SDA
3	GND







Fan Header (JFAN1~6)

This is a 4-pin connector that connects fan to motherboard.


1	GND
2	+12V
3	TACH
4	PWM






Front I/O USB Header (JUSB2\_INT)
This is a 2x10-pin header that supports
USB in the front panel.


KEY (no pin)	20	1	+5V
+5V	19	2	USB3_P03_ESD_RXN
USB3_P04_ESD_RXN	18	3	USB3_P03_ESD_RXP
USB3_P04_ESD_RXP	17	4	GND
GND	16	5	USB3_P03_ESD_TXN
USB3_P04_ESD_TXN	15	6	USB3_P03_ESD_TXP
USB3_P04_ESD_TXP	14	7	GND
GND	13	8	USB2_P03_ESD_DN
USB2_P04_ESD_DN	12	9	USB2_P03_ESD_DP
USB2_P04_ESD_DP	11	10	USB2_0C2_N






CPU PCIe Hot Plug Header (JPEHP)
This is a 2x4-pin header that provides CPU
PCIe hot plug.

SMB_CPU1_SDA	2	1	SMB_CPU0_SDA
GND	4	3	GND
SMB_CPU1_SCL	6	5	SMB_CPU0_SCL
SMB_CPU1_ALERT#	8	7	SMB_CPU0_ALERT#







Front Panel Header (JFRONT)

This is a 2x12-pin header that supports the management of switches and controls from the front panel.

+3.3V_DUAL 2 1 PWR_LED+ +5VSB 4 3 KEY (no pin)  UID_LED# 6 5 PWR_LED-  SYS_HEALTH#2 8 7 +3.3V  SYS_HEALTH#1 10 9 HDD_LED#  LAN1_LINK_UP 12 11 SW_PWR_BTN#  LAN1_TRAFFIC 14 13 GND  I2C8SDA 16 15 SW_RST_BTN#  I2C8SCL 18 17 GND  INTRUDER# 20 19 UID_SW_IN#  LAN2_LINK_UP 22 21 +3.3V_DUAL  LAN2_TRAFFIC 24 23 FP_NMI_BTN				
UID_LED# 6 5 SYS_HEALTH#2 8 7 +3.3V SYS_HEALTH#1 10 9 HDD_LED# LAN1_LINK_UP 12 11 SW_PWR_BTN# LAN1_TRAFFIC 14 13 GND	+3.3V_DUAL	2	1	PWR_LED+
SYS_HEALTH#2	+5VSB	4	3	KEY (no pin)
SYS_HEALTH#1 10 9 HDD_LED# LAN1_LINK_UP 12 11 SW_PWR_BTN# LAN1_TRAFFIC 14 13 GND	UID_LED#	6	5	PWR_LED-
LAN1_LINK_UP 12 11 SW_PWR_BTN# LAN1_TRAFFIC 14 13 GND	SYS_HEALTH#2	8	7	+3.3V
LAN1_TRAFFIC	SYS_HEALTH#1	10	9	HDD_LED#
12C8SDA	LAN1_LINK_UP	12	11	SW_PWR_BTN#
12C8SCL	LAN1_TRAFFIC	14	13	GND
INTRUDER# 20 19 UID_SW_IN# LAN2_LINK_UP 22 21 +3.3V_DUAL	I2C8SDA	16	15	SW_RST_BTN#
LAN2_LINK_UP 22 21 +3.3V_DUAL	I2C8SCL	18	17	GND
	INTRUDER#	20	19	UID_SW_IN#
LAN2_TRAFFIC 24 23 FP_NMI_BTN	LAN2_LINK_UP	22	21	+3.3V_DUAL
	LAN2_TRAFFIC	24	23	FP_NMI_BTN







IPMB Header (JIPMB)

This is a 1x4-pin header is used to provide IPMB functionality.


1	IPMB_SDA
2	GND
3	IPMB_SCL
4	N.C.






PLD Download Header (JPLD)
This 2x4-pin header is that supports
PLD(Programmable Logical Device)
download cable.

GND	2	1	JTAG_TCK
+3.3V_DUAL	4	3	JTAG_TD0
JTAG_EN		5	JTAG_TMS
FORCE_EN	8	7	JTAG_TDI







BMC GPIO Header (JBMC\_GPIO)

This is a 1x6-pin header is used to provide BMC GPIO(General Purpose Input and Output).

1	EXTRST#
2	BMC_GPY1
3	BMC_GPY0
4	12C9SDA
5	I2C9SCL
6	GND







# 3.6 Jumper Definition

J12 SSD1 PCIE/SATA Select Jumper (J15) This is a 3-pin jumper that configures PCIE/SATA SSD1.

J15	Setting	
Pin1-2	SATA	Default
Pin2-3	PCIe X4	






J12 SSD2 PCIE/SATA Select Jumper (J16) This is a 3-pin jumper that configures PCIE/SATA SSD2.

J16	Setting	
Pin1-2	SATA	Default
Pin2-3	PCle X4	






No Reboot (Watch Dog) Jumper (J1) This is a 2-pin jumper that enables the watchdog timer without reboot.

J1	Setting	
Short	Enable	
Open	Disable	Default






BMC Debug Port Select Jumper (J2) This is a 2-pin jumper that configures BMC debug port.

	J2	Setting	
I	Short	JCOM1	
ſ	Open	JBMC_DP	Default






ME Force Recovery Mode Jumper (J3) This is a 2-pin jumper that enables ME firmware to recovery mode.

J3	Setting	
Short	ME Recovery Mode	
Open	Normal	Default






BMC SoC Flash Configuration Jumper (J4) This is a 2-pin jumper that enables BMC SOC Flash.

J4	Setting	
Short	Enable	
Open	Disable	Default






Flash Descriptor Security override Jumper (J5) This is a 2-pin jumper that enables the override of flash descriptor.

J5	Setting	
Short	Flash Security override	
Open	Normal	Default






BIOS Recovery Mode Jumper (J6)

2-pin jumper that enables the recovery of the last functional version of BIOS.

J6	Set	ting
Short	BIOS Recovery Mode	
Open	Normal	Default






BMC Reset Jumper (JBMC\_RST)

This is a 2-pin jumper that reboots the BMC.

JBMC_RST	Setting	
Short	Reset BMC	
Open	Normal	Default






BMC ARM Disable Jumper (JBMC\_DIS) This is a 2-pin jumper that disables BMC ARM support.

JBMC_DIS	Setting	
Short	Disable	
Open	Normal	Default






CMOS Jumper (JCMOS) This is a 3-pin jumper that resets BIOS changes to default value.

JCMOS	Setting	
Pin1-2	Normal	Default
Pin2-3	Clear CMOS	






PECI Master Select Jumper (JPECI) This is a 3-pin jumper that enables PECI access to BMC for DTS (Digital Thermal Sensor).

<b>J</b> PECI	Setting	
Pin1-2	PCH	Default
Pin2-3	BMC	







BMC NCSI Select Jumper (JNCSI\_SEL)


This is a 3-pin jumper that enables connection between BMC and other NICs.

JNCSI_SEL	Setting	
Pin 1-2	1210	Default
Pin 2-3	0CP	





### 3.7 Internal LED




Item	Color	Behavior	
BMC HEART BEAT LED	Green (Blinking)	BMC activity is detected.	
BIVIC HEART BEAT LED	Green	BMC is not active.	
PLD HEART BEAT LED	Green (Blinking)	PLD activity is detected.	
PLU HEART BEAT LED	Green	PLD is not active.	
SYSTEM PG LED	Green	System power good is ready.	
STSTEWLEG	Off	System power good is not ready.	
RSMRST PG LED	Yellow	Resume Well Reset is ready.	
KSWKST FG LED	Off	Resume Well Reset is not ready.	
	Yellow (LED7)	Link speed: 1G.	
LAN2 (I210) LED	Green (LED8)	Link speed: 100M.	
	Green (LED6)	LAN is active.	


# 3.8 Drive Backplane: 24 Bay (SKU1)

### 3.8.1 Placement

### Top view




#### Bottom view




Connector	Description	Comments
HDD2000~HDD2023	SFF-8680 SAS Receptacle	HDD Connector

#### 3.8.2 Connector




### Power Connector (JPWR1)




+12V	7	1	GND
+12V	8	2	GND
+3V3	9	3	GND
+5V	10	4	MUTE_L
+5VSTBY	11	5	PSU_N1
PS_ON_L	12	6	+3V3_PWM_EN#

### Power Connector (JPWR2)




+12V	8	1	GND
+12V	9	2	GND
+12V	10	3	GND
+12V	11	4	GND
+5V	12	5	GND
+5V	13	6	GND
+5V	14	7	GND

### PMBUS Connector (JPMBUS1)



## FAN Connector (JFAN1~JAN4)




GND 1 3 TACH +12V 2 4 PWM

## Control for Expander (JUART1)



DBG_SIRXD	2	1	SM_SIRXD
GND	4	3	GND
DBG_SITXD	6	5	SM_SITXD


### I2C Connector (JI2C0)




GND 1 3 EXP\_CTL\_SDA0 EXP\_CTL\_SCL0 2 4 N/A

#### 3.8.3 LED Indicator

### Top view



#### **Bottom view**



Indicator	Color	Behavior	
	Blue (On)	HDD present	
HDD Activity LEDs	Blue (Blinking)	HDD activity detected or Locate HDD(slow)	
	Off	HDD no connect or power off	
	Off	No control bit is set or set by any of the following bits:  1. RQST OK 2. RQST RSVD DEVICE 3. RQST HOT SPARE 4. RQST ACTIVE  5. DO NOT REMOVE 6. RQST IDENT 7. DEVICE OFF	
HDD Fault/Status LEDs	Red (Blinking)	Set by any of the following 1. RQST CONS CHECK 2. RQST IN CRIT ARRAY 3. RQST IN FAILED ARRAY 4. RQST REBUILD/REMAP	5. RQST R/R ABORT 6. RQST INSERT 7. RQST REMOVE
	Red (On)	Set by any of the following bits:  1. RQST MISSING 2. RQST FAULT	


Indicator	Color	Behavior
MINICACLID Link	Blue (On)	Link up
MINISASHD Link	Blue (Blinking)	Activity detected
Status (SASLED1-3)	Off	Link down
Expander Blink (LED1)	Blue (Blinking)	Expander alive, 0.0833Hz (12 seconds per cycle)
Expander Heart Bit (LED2)	Blue (Blinking)	Expander FW running

### 3.8.4 PHY Mapping


#### MINISASHD PHY Definition

Connector	Phys	Comments
SASHD1	28.29.30.31	SFF-8643
SASHD2	32.33.34.35	SFF-8643
SASHD3	24.25.26.27	SFF-8643

#### SAS PHY - MINISASHD




SAS PHY - HDD Receptacle




### 3.9 Drive Backplane: 8 Bay (SKU2/3/4)

#### 3.9.1 Placement

#### Top view




#### **Bottom view**




#### 3.9.2 Connector

#### Top view



#### **Bottom view**




# **External connectors Summary**

Connector Function	Physical Description	Comments
CN1 ~ CN8	SAS Receptacle	HDD connector
CN500, CN501	SFF-8643 connector vertical	Mini SASHD connector

# **Internal connectors Summary**


Connector Function	Physical Description	Comments
Power supply (JPWR1)	4 x 2 pin power connector	12V input
Activity LED input (JACT_IN1 \ 2)	1 x 5 pin box header	External HDD activity LED input
Fail LED input (JFAIL_IN1 \ 2)	1 x 5 pin box header	External HDD fail LED input
Lattice_ISP (JTAG1)	1 x 8 pin header	CPLD update FW interface
CPLD set (JSGPIO_SET1)	2 x 5 pin header	SFF-8685(SGPIO) decode function jumper setting
I2C (J500)	1 x 3 pin box header	I2C interface

# JPWR1



GND 4 8 P12V GND 3 7 P12V GND 2 6 P12V GND 1 5 P12V

### JSGPIO\_SET1




10 SGPIO\_SEL **GND** SGPIO\_EN\_N 8 **GND** EB\_SEL 5 6 **GND** GND 3 FROMHDD GND 1 2 /E\_ACT\_SEL

# JSGPIO\_SET1 Function Select Description:


Pin	Status	Description	
1,2	Open	Disable External Access LED input.	
1,2	Close	Enable External Access LED input.	
2.4	Open	Access LED from HDD Pin P11.	
3,4 Close Access LED from SGPIO.		Access LED from SGPIO.	
E 6	Open	en SGPIO Bit2 is HDD Fail, Bit3 is HDD ID.	
5,6 Close SGPIO Bit2 is HDD ID, Bit3 is HDD Fail.		SGPIO Bit2 is HDD ID, Bit3 is HDD Fail.	
7.0	Open	Disable SGPIO.	
7,8 Close Enable SGPIO and CPLD Core Power(P1V8).		Enable SGPIO and CPLD Core Power(P1V8).	
Open Two SGPIO signals from CN501 and CN502, each SGPIO control 4		Two SGPIO signals from CN501 and CN502, each SGPIO control 4 LEDs.	
9,10 Close		One SGPIO signal from CN501 and control 8 LEDs.	

J500




3 SEN\_DAT\_R
2 SEN\_CLK\_R
1 GND

JTAG1




8 TCK1
7 GND
6 TMS1
5 NC
4 NC
3 TDI1
2 TDO2
1 P1V8

JACT\_IN1




5 /E\_ACT\_IN3 4 /E\_ACT\_IN2 3 /E\_ACT\_IN1 2 /E\_ACT\_IN0 1 GND

JFAIL\_IN1




5 /E\_FAIL3 4 /E\_FAIL2 3 /E\_FAIL1 2 /E\_FAIL0 1 GND

# JACT\_IN2




5	/E_ACT_IN7
4	/E_ACT_IN6
3	/E_ACT_IN5
2	/E_ACT_IN4
1	GND

# JFAIL\_IN2



5	/E_FAIL7
4	/E_FAIL6
3	/E_FAIL5
2	/E_FAIL4
1	GND

# SW500




PCA9552 LED address	switch 3-6	switch 2-5	switch 1-4
0xC0	OFF	OFF	OFF
0xC2	OFF	OFF	ON
0xC4	OFF	ON	OFF
0xC6	OFF	ON	ON
0xC8	ON	OFF	OFF
0xCA	ON	OFF	ON
0xCC	ON	ON	OFF
0xCE	ON	ON	ON


# 3.10 Drive Backplane: 8 Bay (SKU3/4/5)

#### 3.10.1 Placement

### Top view




8BAYU.2/SAS Receptacle Connector




#### 3.10.2 Connector

### Top view




#### **Bottom view**



# Power Suppply (JPWR 2000)


1x4 power connector, PH5.5 / +12V power in, 7A per pin



+12V	5	1	GND
+12V	6	2	GND
+12V	7	3	GND
+12V	8	4	GND

# External I2C (JBMC1)

2x4 pin box header, PH2.0




BP\_BMC\_SDA 3 1 SMB\_ALART\_N BP\_BMC\_SCL 4 2 GND





Open	VPP Operation(default)
Short	UBM Operation

# JUBM\_VPP2




Open	VPP Operation(default)
Short	UBM Operation

# Device Mapping

JSLM1	CN1	NVMe HDD1
JOLIVII	CN2	NVMe HDD2
JSLM2	CN3	NVMe HDD3
JOLIVIZ	CN4	NVMe HDD4
JSLM3	CN5	NVMe HDD5
JOLIVIO	CN6	NVMe HDD6
JSLM4	CN7	NVMe HDD7
JSLIVI4	CN8	NVMe HDD8
	CN1	SAS HDD1
JSAS1	CN2	SAS HDD2
JOAGI	CN3	SAS HDD3
	CN4	SAS HDD4
JSAS2	CN5	SAS HDD5
	CN6	SAS HDD6
	CN7	SAS HDD7
	CN8	SAS HDD8

#### 3.10.3 LED Indicator


### Top view



Indicator		Color	Behavior
	LED 1 3	Blue (On)	HDD present
HDD1-8 Activity LED	5 7 9	Blue (Blinking)	HDD activity is detected or External control.
	11 13 15	Off	HDD is not connected.
	LED 2 4	Yellow (On)	HDD Fault
HDD1-8 Fail LED	6 8 10	Yellow (Blinking)	HDD Rebuild
	12 14 16	Off	Normal
HDD1-8 Locate LED	2 4 6 8	GEN (On)	HDD Locate
	10 12 14 16	Off	Normal

### 3.10.4 DIP-Switch

### Bottom view




#### SW2001




Pin1	Pin2	9100 BMC Address
off	off	0xC6h
on	off	0xC4h
off	on	0xC2h
on	on	0xC0h (Default)

## SW\_ADD1



Pin1	Pin2	PCA9548 Address	LM75 Address
off	off	0xE6h	0x96h
on	off	0xE4h	0x94h
off	on	0xE2h	0x92h
on	on	0xE0h (Default)	0x90h (Default)

# SW502




	SHP0 ID & SHP1 ID Configuration Settings for AMD Mode						
Pin1	Pin2	Pin3	SHP0 SMBUS Address	Pin4	Pin5	Pin6	SHP1 SMBUS Address
off	off	off	0x50h/0x52h (Default)	off	off	off	0x50h/0x52h (Default)
on	off	off	0x54h/0x56h	on	off	off	0x54h/0x56h
off	on	off	0x58h/0x5Ah	off	on	off	0x58h/0x5Ah
on	on	off	0x5Ch/0x5Eh	on	on	off	0x5Ch/0x5Eh
off	off	on	0x60h/0x62h	off	off	on	0x60h/0x62h
on	off	on	0x64h/0x66h	on	off	on	0x64h/0x66h
off	on	on	0x68h/0x6Ah	off	on	on	0x68h/0x6Ah
on	on	on	0x6Ch/0x6Eh	on	on	on	0x6Ch/0x6Eh

VPP ID & VPP1 ID Configuration Settings for INTEL Mode					
Pin1	Pin2	VPP0 SMBUS Address	Pin3	Pin4	VPP1 SMBUS Address
off	off	0x40h/0x42h (Default)	off	off	0x40h/0x42h (Default)
on	off	0x44h/0x46h	on	off	0x44h/0x46h
off	on	0x48h/0x4Ah	off	on	0x48h/0x4Ah
on	on	0x4Ch/0x4Eh	on	on	0x4Ch/0x4Eh

Vendor ID Configuration Settings				
Pin7	Pin8	Vendor		
off	off	UMB Only		
on	off	AVAGO		
off	on	AMD		
on	on	INTEL (Default)		

# 3.11 Drive Backplane: 8 Bay (SKU4/5)

# 3.11.1 Placement




### 3.11.2 Connector

## **Internal connectors Summary**

Connector Function	Physical Description	Comments
Retimer DownStream PCle 4 (JSLIM1,JSLIM2)	SFF-8654 right angle	PCIe Gen4 x4x4
Hot Plug I2C (JHP-I2C1)	1x4pin box-header	External Hot-plug I2C box header
Retimer / EEPROM debug port (JRT_A_1)	1x3pin header	I2C

### **Connector Location**



External Hot plug I2C (JHP\_I2C1)



1 HP\_I2C\_SDA 2 GND 3 HP\_I2C\_SCL 4 HP\_INT\_R#

External Retimer EEPROM debug port (JRT\_A\_1)




1 RTMR\_EE\_SDA 2 GND 3 RTMR\_EE\_SCL

# 3.11.3 Jumper


<b>EEPROM Address Jumper Setting</b>	JEP_A2	Retimer Address Jumper Setting	JADDR1	JADDR2
0xA0	pin 1,2	0x20	pin 2,3	pin 2,3
0xA8	open	0.00	μπ 2,3	μπ Ζ,δ
0xA2	pin 1,2	0x24	opon	pin 2,3
0xAA	open	0.7.2.4	open	μπ 2,3
0xA2	pin 1,2	0x26	nin 1 2	pin 2,3
0xAA	open	0.20	pin 1,2	μπ 2,3
0xA4	pin 1,2	0x38	pin 2,3	pin 1,2
0xAC	open	0.36	μπ 2,3	ριτι,Ζ
0xA6	pin 1,2	0x3C	opon	nin 1 2
0xAE	open	UXSC	open	pin 1,2
0xA6	pin 1,2	0x3E	nin 1 2	pin 1.2
0xAE	open	UXSE	pin 1,2	pin 1,2

# **Jumper Location**



# 3.12 Drive Backplane: 8 Bay (SKU5)

# 3.12.1 Placement




### 3.12.2 Connector


## **Internal connectors Summary**

Connector Function	Physical Description	Comments
Retimer DownStream PCIe 4 (JSLIM1)	SFF-8654 right angle	PCIe Gen4 x4x4
Hot Plug I2C (JHP-I2C1)	1x4pin box-header	External Hot-plug I2C box header
Retimer / EEPROM debug port (JRT_A_1)	1x3pin header	I2C

### **Connector Location**



External Hot plug I2C (JHP\_I2C1)



1 HP\_I2C\_SDA 2 GND 3 HP\_I2C\_SCL 4 HP\_INT\_R#

External Retimer EEPROM debug port (JRT\_A\_1)




1 RTMR\_EE\_SDA
2 GND
3 RTMR\_EE\_SCL

# 3.12.3 Jumper

<b>EEPROM Address Jumper Setting</b>	JEP_A2	Retimer Address Jumper Setting	JADDR1	JADDR2
0xA0	pin 1,2	0x20	pin 2,3	pin 2,3
0xA8	open	0.00	μπ 2,3	μπ Ζ,δ
0xA2	pin 1,2	0x24	opon	pin 2,3
0xAA	open	0.7.2.4	open	μπ Ζ,δ
0xA2	pin 1,2	0x26	nin 1 0	nin 2 2
0xAA	open	0x20	pin 1,2	pin 2,3
0xA4	pin 1,2	0x38	pin 2,3	nin 1 2
0xAC	open	0.36	μπ 2,3	pin 1,2
0xA6	pin 1,2	0×30	open	nin 1 2
0xAE	open	Ox3C op		pin 1,2
0xA6	pin 1,2	0x3E	nin 1 0	nin 1 2
0xAE	open	UXSE	pin 1,2	pin 1,2

# **Jumper Location**



# **Chapter 4. BIOS Configuration Settings**

This chapter demonstrates how to configure the UEFI BIOS settings in your system device. You can enter the BIOS screen during system startup.

To enter BIOS configuration settings,

Press Esc key during the Power-On-Self-Test (POST)

To enter BIOS after POST, you have to restart the system by using one of the three methods:

- Press Ctrl + Alt + Delete.
- Press the reset button on the system chassis.
- Turn the system off and on.

#### **NOTE**



- The following pages provide the details of BIOS menu. Please be noted that the BIOS menu are continually changing due to the BIOS updating. The BIOS menu provided are the most updated ones when this manual is written.
- The default value for each BIOS option key may vary per system. The [default] key is for reference only.

# 4.1 Navigation Keys

The navigation keys are listed below.

Function Key	Description
< ↑ > < ← > < → > < ↓ >	Select item.
< Enter >	Select and enter sub-screen.
< <b>+</b> > < <b>-</b> >	Modify selected option.
< F1 >	General help.
< F2 >	Previous Value.
< F3 >	Optimized defaults.
< F4 >	Save & Exit.
< F5> < F6 >	Change values.
< F7 >	Discard Change and Exit.
< F9 >	Load Optimal Default for all values.
< F10 >	Save changes and exit.
< F12 >	Print Screen.
< Esc >	Exit the current menu screen.

# 4.2 BIOS Menu

#### 4.2.1 Menu


Press ← and → to select the options of the menu bar.

Press Enter to access the option screen.


Menu	Description
Main	Displays basic system information and date & time.
Advanced	Allows configuration of advanced system settings.
Platform Configuration	Allows configuration of platform settings such as PCH, miscellaneous, and server ME configuration.
Socket Configuration	Allows configuration of socket settings such as processor, Common RefCode, UPI, and memory configurataion.
Server Management	Allows configuration of timer, System Event Log, and BMC network.
Security	Sets passwords and security functions.
Boot	Sets boot options such as Quick Boot or USB Boot.
Exit	Save changes and exit, discard changes and exit, discard changes, or load optimal or fail-safe defaults.

### 4.2.2 Startup

① Press **DEL** or **ESC** to run the BIOS setup procedure.




### 4.3 Main



#### 4.3.1 Main

Main			
System Language	Configures the language used in the system.		
System time	Configures the current time.		
System date	Configures the current date.		

### 4.4 Advanced



# **4.4.1 Trusted Computing**

Trusted Computing Settings.

	Trusted Computing		
Security Device	Enables/disables BIOS support for security	The state of the s	
Support	Enable	Disable	
SHA-1/256/384	Enables/disables SHA-1/SHA-256/SHA-384	4 PCR Bank.	
PCR Bank	Enable	Disable	
Pending operation	Schedules an operation for the security dev NOTE: Your computer will reboot during res security device.	rice. start in order to change the state of the	
	None	TPM Clear	
Platform Hierarchy	Enables/disables platform hierarchy.		
Plationin fileratoriy	Enable	Disable	
Storage Hierarchy	Enables/disables storage hierarchy.		
Storage meralicity	Enable	Disable	
Endorsement	Enables/disables endorsement hierarchy.		
Hierarchy	Enable	Disable	
TPM 2.0 UEFI Spec Version	<ul> <li>Select the TCG2 spec version support.</li> <li>TCG_1_2: The compatible mode for Wir</li> <li>TCG_2: Support new TCG2 protocol and TCG_1_2</li> </ul>	n8/10. d event format for win10 or later.  TCG_2	
Physical Presence Spec Version	Select to Tell O.S. to support PPI spec version 1.2 or 1.3.  NOTE: Some HCK tests might not support 1.3.  1.2		
<ul> <li>TPM 1.2: TPM 1.2 will restrict support to TPM 1.2 devices.</li> <li>TPM 2.0: TPM 2.0 will restrict support to TPM 2.0 devices.</li> <li>Auto: Auto will support both with the default set to TPM 2.0 devices if not foun TPM 1.2 devices will be enumerated.</li> <li>None</li> </ul>		to TPM 2.0 devices. efault set to TPM 2.0 devices if not found,	

### **4.4.2 Serial Port Console Redirection**

Serial Port Console Redirection.

		Console Redirection		
Canaala Dadiraatian	Enables/disables console re	direction.		
Console Redirection	Enables/disables console re Enable	Disable		
_	Redirection COM Port	Select a COM port to display redirection of Legacy OS and Legacy OPROM Messages.		
		COM0 COM1		
	Resolution	On Legacy OS, the number of rows and columns supported redirection.		
Legacy Console Redirection Settings		80x24 80x25		
	Redirect After POST	<ul> <li>When Bootloader is selected, then Legacy Console Redirection is disabled before booting to legacy O.S.</li> <li>When Always Enable is selected, then Legacy Console Redirection is enabled for legacy O.S.</li> </ul>		
		Always Enable Bootloader		

# **4.4.3 SIO Configuration** SIO Configuration.

SIO Configuration							
[*Active*] Serial Port	Use this device	Enables/disables this	logical device.				
	Use this device	Enable Disable					
	Possible	Allows the user to change the device user settings. New setting will be reflected on this setup page after system restarts.					
		Use Automatic Settings		IO=3F8h; IRQ=3, 4, 7, 10, 11, 12; DMA;			
		IO=2F8h; IRQ=3, 4, 7, 10, 11, 12; DMA;	IO=3E8h; IRQ=3, 4, 7, 10, 11, 12; DMA;	IO=2E8h IRQ=3, 4, 7, 10, 11, 12; DMA;			

**4.4.4 PCI Subsystem Settings** PCI, PCI-X and PCI Express Settings.

	<u> </u>						
	PCI Subsystem Settings						
Above 4G decoding	Enables/disables 64 bit cap (only if system supports 64	Enables/disables 64 bit capable devices to be decoded in above 4G address space only if system supports 64 bit decoding).					
	Enable Disable						
SR-IOV Support	If system has SR-IOV capab IO Virtualization Support.	f system has SR-IOV capable PCIe devices, this option enables or disables Single Root O Virtualization Support.					
	Enable	Disable					
BME DMA Mitigation	Re-enable Bus Master Attrib SMM Locked.	oute disabled during PCI enu	meration for PCI Bridges after				
iviitiyatioi1	Enable	Disable					

**4.4.5 USB Configuration** USB Configuration Parameters.

		USB Configuration						
Al loi Halla oli	This is a workaround XHCI driver	This is a workaround for 0Ses without XHCI ownership change should be claimed KHCI driver						
	Enable		Disable					
SB Mass Storage	Enables/disables USE	nables/disables USB Mass Storage Driver Support						
Driver Storage	Enable		Disable					
POST 60/64 Emulation	Enables I/O port 60h/ USB keyboard legacy	Enables I/O port 60h/64h emulation support. This should be enabled for the complete USB keyboard legacy support for non-USB aware 0Ses.						
Emulation	Enable		Disable					
SB transfer time-out	The time-out value for	The time-out value for control, bulk, and interrupt transfers.						
SD transfer time-out	1 sec	5 sec	10 sec	20 sec				
Device reset time-	USB mass storage de	ISB mass storage device Start Unit command time-out.						
out	10 sec	20 sec	30 sec	40 sec				

Device power-up delay	<ul> <li>Maximum time the device will take before it properly reports itself to the host controller.</li> <li>Auto: For a root port, it is 100 ms; for a hub port, the delay is taken from hub descriptor.</li> </ul>							
	Auto		Manual					
AMI Virtual CDROM0 1.00	Mass storage device emulation type.  Auto: Enumerates devices according to their media format. Optical drives are emulated as "CDROM," drives with not media will be emulated according to drive type.							
	Auto	Floppy	Forced FDD	Hard Disk	CD-ROM			
AMI Virtual HDisk0 1.00	Auto: Enumel emulated as type.	Mass storage device emulation type.  Auto: Enumerates devices according to their media format. Optical drives are emulated as "CDROM," drives with not media will be emulated according to drive						
	Auto	Floppy	Forced FDD	Hard Disk   CD-ROM				

# 4.4.6 Network Stack Configuration

Network Stack Settings.

Network Stack Configuration					
Notwork Ctook	Enables/disables UEFI Network Stack.				
Network Stack	Enable	Disable			

**4.4.7 T1s Auth Configuration** Select T1s Auth Configuration.

T1s Auth Configuration							
	Configures server CA.						
Configuration		Enroll Cert Using File	Enroll Cert using file.				
	Enroll Cert	Commit Changes and Exit	Commit changes and exit.				
		Discard Changes and Exit	Discard changes and exit.				
	Delete Cert						

# **4.4.8 RAM Disk Configuration** Adds/Removes RAM disks.


Add3/Removes i						
	RA	M Disk Configuration				
Disk Memory Type	Specifies type of memodisk.	ory to use from available mem	ory pool in system to create a			
	Boot Service Data	Reserved	d			
	Creates a raw RAM disk	<b>(</b> .				
Create Raw	Size (Hex)	The valid RAM disk size block size.	should be multiples of RAM disk			
		1				
		Create & Exit	Creates a new RAM disk with the given starting and ending address.			
		Discard & Exit	Discards and exits.			
Create from file	Creates a RAM disk from	m a given file.	Ŷ			
DAM Diak 0	Select to remove.					
RAM Disk 0	Enable	Disable	Disable			
Remove selected RAM disk(s)	Removes selected RAM	l disk(s).				

### 4.4.9 Driver Health

Provides Health Status for the Drivers/Controllers.

Driver Health				
Notwork Ctook	Enables/disables UEFI Network Stack.			
Network Stack	Enable	Disable		

# 4.5 Platform Configuration



# 4.5.1 PCH Configuration

Displays and provides option to change the PCH Settings.

Diopidyo dila pro-	vides option to cha					
		PCH Configuration	1			
	Enables/disables Inte	el(R) IO controller hub	devices.			
	External SSC Enable -	Enable Spread Spect	trum - only affects external clock generator.			
	CK420	Enable	Disable			
PCH Configuration	PCIe P11 SSC	PCIe P11 SSC percentage.  • Auto: Keep hw default, no BIOS override. Range is 0 Auto Disable 0.5%				
	Shutdown Policy	Allows to configure Shutdown Policy Select in General Interrup Register. Available modes are INIT and PLTRST.  INIT PLTRST				
	SATA Controller	Enables/disables SATA controller.				
	SATA CONTIONE	Enable	Disable			
	Configure SATA as	Identify the SATA port is connected to solid state drive or disk drive.				
		AHCI	RAID			
	SATA test mode	Enables/disables SATA test mode.				
	SATA test mode	Enable	Disable			
PCH SATA		SATA mode related options.				
Configuration		SATA HDD Unlock	Enable: HDD password unlock is enabled the OS.			
	SATA Mode options		Enable Disable			
		SATA LED locate	If enabled LED/SGPIO hardware is attached.			
			Enable Disable			
	Support Aggressive	Enables/disables SA	ALP.			
	Link Power	Enable	Disable			

	Hot Plug	Designates t	his port	as ho	t pluggable. RAID				
	Configure as eSATA	Configures p Enable	ort as e	cterna	al SATA (eSA Disab				
	Mechanical Presence Switch	switch. NOTE: Requi	Controls reporting if this port has an mechanical presence switch. NOTE: Requires hardware support. Enable  Disable						
PCH SATA Configuration	Spin Up Device	If enabled fo	drives w	n Up will b	e performed ed will spin up at				
	SATA Device Type			t is c	onnected to		e drive or hard		
	SATA Topology		SATA top ct or M2			efault or I	SATA or Flex or		
		Unknown	ISATA		Connect	Flex	M2		
	sSATA Controller	Enables/disables SATA controller. Enable Disable							
PCH sSATA Configuration	Configure sSATA as	Identify the SATA port is connect disk drive.  AHCI							
	SATA test mode	Enables/disa Enable	ables SA	TA te	st mode. Disal	ole			
	SATA Mode options	SATA mode related options.  Enable: HDD password unlock is enabled the OS.					lock is enabled in		
	SATA Mode options	Enable  If enabled attached.  Enable			nabled LED/S ched.	LED/SGPIO hardware is  Disable			
	Support Aggressive Link Power	Enables/disa Enable	ables SA	LP.	Disab				
	sSATA Port 0-5	Enables/disa Enable	ables SA	TA po	ort. Disab	ole			
	Hot Plug	Designates t AHCI	his port	as ho	t pluggable. RAID				
PCH sSATA Configuration	Configure as eSATA	Configures p Enable			Disab	ole			
garano.	Mechanical Presence Switch	Controls rep switch. NOTE: Requi Enable	_	·			I presence		
	Spin Up Device	If enabled fo	drives w	hich	aggered Spi	n Up will b tion enabl oot.	e performed ed will spin up at		
	SATA Device Type	Identifies the disk drive. Hard Disk Dr		ort is		to solid sta State Driv	ate drive or hard /e		
	SATA Topology	Identifies the DirectConne	e SATA T ct or M2	opolo	ų	e default o	r ISATA or Flex or		
		Unknown	ISATA		Direct Connect	Flex	M2		

	USB Per-Connector Disable	Selectively enables/disables each of the USB physical port). Once a connector is disabled, an plug into the connector will not be detected by B Enable  Disable				d. anv	v USB devices					
		<del> </del>										
USB Configuration	Wake On Usb Enable	Enables/di disconnec		s sup	port 1	or XH	CI Wa	ake or	ı USE	on c	onne	ct/
		Enable					Disal	ole				
	XHCI BAR below 4GB	Enables to	work	aroui	nd WS	SK12 I			oit BA	R iss	ue.	
	ATTOT BATT BEIOW 40B	Enable					Disal	ole				
	Enable/Disable ADR	Enables/disables Automatic DIMM Refresh (ADR). This is not available if eADR is enabled since eADR requires ADR to be enabled.										
		Platform-P	OR		Enab	le			Disal	ole		
	ADD ODIO	Select between GPIO_B or GPIO_C.										
	ADR GPIO	GPIO B GPIO C										
	Host Partition Reset	Enables/disables ADR on host partition reset.										
ADD Configuration	ADR Enable	Platform-POR Enable			. <b>.</b>	le Disabl			ole	е		
ADR Configuration	Enable/Disable ADR	Held-off fo	r deb	ua pu	rpose	ed only	٧.					
	Timer	Platform-POR Enable										
	ADD timor ovniro	Select prop	er A[	OR tim	ner va	lue.						
	ADR timer expire time	Platform- POR 25 uS			50 uS 10		100	00 uS		uS		
		Select prop	oer A[	OR tim	ner m	ultiplie	er.					
	ADR timer multiplier	Diotform	x1	[	x24	T	T	x64	x72	x80	x88	x96

**4.5.2 Server ME Configuration**Configures ME Technology parameters.

Server ME Configuration							
Altitude	The altitude of the platform location above the sea level, expressed in meters. The hex number is decoded as 2's complement signed integer. Provided the 8000h value if the altitude is unknown.						
	8000						
MCTP Bus Owner	MCTP bus owner location of PCIe: [15:8], [7:3] device, [2:0] function. If all zeros sending bus owner is disabled.						

**4.5.3 Server ME Debug Configuration**Server ME firmware debug parameters configuration.


Server ME Debug Configuration							
	Server ME basic featu	Server ME basic features configuration.					
	ME Initialization Complete Timeout	This option defines how ling BIOS waits for ME to initialize. 2					
	Enable HSIO Messaging	Enables/disable Enable	s HSIO messag	ng. Disable			
	DRAM Init Done Enable	Enables/disable enables/disable	es notifying ME a es UMA function	bout DRAM initialization. (It ality.)			
Server ME General	Litable	Enable		Disable			
Configuration	DRAM Initialization	Overrides the DRAM initialization status value.					
ga.a.c.	Status	Auto - true status	0 - Success	1 - No Memory in Channels	2 - Memory Init Error		
	Host Reset Warning	Enables/disable Enable	s sending Host	Reset Warning to Disable	ME.		
	Pre-DramInit Done	When ME is in r	ecovery because	of internal error	try to reset it.		
	ME Reset	Enable		Disable			
	HMRFP0_LOCK Message	Enables/disable Enable	s sending HMRI	FP0_LOCK messa  Disable	age to ME.		

	HMRFP0_ENABLE	Enables/disables sending HMRF	PO ENABLE message to ME.
	Message	Enable	Disable
	END_OF_POST	Enables/disables sending END_0	· · · · · · · · · · · · · · · · · · ·
	Message	Enable	Disable
	REGION_SELECT Message	Enables/disables sending REGIC	<b>*</b>
		Enable Enables/disables promoting CF9	Disable
	CF9 global reset promotion	Enable	Disable
	Global Reset Lock	Enables/disables locking the joir Enable	
	HECI-1/2/3 Enable	Overrides HECU-1/2/3 status on on ME type (auto).	PCI or let firmware decide based
		Auto Enable	Disable
	IDEr Enable	type (auto).	et firmware decide based on ME
Server ME General		Auto Enable Overrides KT status on PCI, or le	Disable
Configuration	KT Enable	type (auto).	t IIIIIware decide based on ME
	1	Auto Enable	Disable
	HECI-1/2/3 Hide in ME	Enables sending request to ME t host PCI	
	D010 0 6	Off Hide	Disable
	Disable Disable	Setting this option disables setti Enable	Disable
	Break RTC	This is a test option which break	
	Configuration	Enable	Disable
	Core BIOS Done Message	Enables/disables Core BIOS Don Enable	Disable
	Delayed		ne Delayed Authentication Mode
	Authentication Mode	(DAM).	ne Belayea / lattiettioation ividae
	(DAM)	Enable	Disable
	Enable HECI Dump	Enables full HECI dumps in debu Enable	g output. Disable
	Boot Mode Override	Enables overriding the boot mod Enable	e requested in NMFS. Disable
	Cores Disable Override	Enables overriding the value of the requested in NMFS register.	ne number of cores to disable
		Enable	Disable
NM Configuration	Power Measurement Override	Overrides power measurement s Enable	Disable
	Hardware Change Override	Overrides hardware change dete Enable	ction status reported to ME. Disable
	PTU Load Override	In MROM-less system force load request.	
		Enable	Disable

**4.5.4 Runtime Error Logging**To view or change the runtime error log configuration.

Runtime Error Logging					
Cyatam Errora	System Error enable	/disable setup options.			
System Errors	Enable	Disa	able		

# 4.6 Socket Configuration



# **4.6.1 Processor Configuration**

Displays and provides option to change the Processor Settings.

	Processor						
Processor Configuration							
Hyper- Threading	Enables Hyper Threading (Software Method to enable/disable logical processor threads).						
	Enable	Disable					
Legacy Agent	Legacy PECI agent in trust bit enable.						
Legacy Agent	Enable	Disable					
SMBus Agent	SMBus PECI agent in trust bit enable.						
Sivibus Agent	Enable	Disable					
IE Agent	IE PECI agent in trust bit enable.						
IL Agent	Enable	Disable					
Generic Agent	Generic PECI agent in trust bit enable.	,					
Generic Agent	Enable	Disable					
eSPI Agent	ESPI PECI agent in trust bit enable						
eori Agent	Enable	Disable					
DBP-F	The DBP-F can be turned off by writing into the (MSR 792h [5:6] for CLX, and MSR 6Dh [2:3] for ICX).						
	Enable	Disable					
Lock Chipset	Locks or unlocks chipset.						
Lock onipset	Enable	Disable					
MSR Lock Control	Enable: MSR 3Ah and CSR 80h will be locke lock bits.	d. Power good reset is needed to remove					
	Enable	Disable					
PKG CST CONFIG	Enable: MSR E2h will be locked. Power goo	d reset is needed to remove lock bits.					
CONTROL MSR Lock	Enable	Disable					
Total Memory	Enables/disables Total memory Encryption	(TME).					
Encryption (TME)	Enable	Disable					

**4.6.2 Common RefCode Configuration**Displays and provides option to change the Common RefCode Settings.

Common RefCode Configuration												
MMCFG Base	Select MMCFG base.											
IVIIVICEG Dase	Auto	1G		1.5G		1.75G		2G		2.5G	3	G
MMCFG Size	Select M	MCFG s	size.									
IVIIVICEG SIZE	Auto	64N	1	128M		256M		512M		1G	2	G
MMIO High Base	Select M	MIO hig	h base.									
iviiviio nigh Base	3584T	512G	1T	2T	4T		16T	24T		32T	40T	56T
MMIO High Granularity Size	be up to	32 x gra	nularity.	e used to Per stack er stack i	k mr	nioh r	esour	ce assig	s. To nme	tal mm nts are	nioh spa e multiple	ce can es of
	1G	40	G	16G			64G		256	G	102	24G
Isoc Mode	Enables/disables Isoc.											
isoc wode	Auto			Enal	ole				Dis	able		
Numa	Enables/disables Non uniform Memory Access (Numa).											
INUITIA	Enable Disable											
Virtual Numa	Divide physical NUMA nodes into evenly sized virtual NUMA nodes in ACPI table. This may improve Windows performance on CPUs with more than 64 logical processors.  Enable  Disable						ble. This essors.					

**4.6.3 Memory Configuration**Displays and provides option to change Memory Settings.

Description	Diopiayo ana pro	rides option to end					
POR Disable: Disables this feature and user if able to run at higher frequencies, specified in DDR frequency limit field (limited by processor support).  Auto: Sets it to the MRC default setting. POR Disable  Enables Memory Population POR Enforcement. Selecting Enforce Validated Populations will only allow populations that have been validated.  Enforce Supported Populations POR Enforce Validated Populations will only allow populations that have been validated.  Enforce Supported Populations POR Enforcement Selecting Enforce Validated Populations will only allow populations that have been validated.  Enforce Supported Populations POR Enforce Validated Populations will only allow populations that have been validated.  Enforce Supported Populations POR Enforcement Populations will only allow populations that have been validated.  Enforce Supported Populations POR Enforce Validated Populations will only allow populations that have been validated.  Enforce Supported Populations POR Enforce Validated Populations will only allow populations that have been validated.  Enforce Supported Populations that have been validated.  Enforce Supported Populations POR Enforce Validated Populations will only allow populations that have been validated.  Enable Disable  Maximum Memory Frequency Selections in Mhz. If Enforce POR is disabled, user will be able to run at higher frequency than the memory support (limited by processor support). Do not select reserved.  Auto 1200~4800-OvrClk  Determines if warnings are promoted to system level.  Enable Disable  Halts on mem Training Error disable/enable.  Enable Disable  TA Floor Reven Ave Reserved Disable  Enable Disable  Enables Halts on Population POR Enforces trrd, trrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor Reven Ave Reserved Disable Enables the detecting and enabling of ADR. This is not available if eADR is enabled eADR requires this mode to be enabled.							
Enables Memory Population POR Enforcement. Selecting Enforce Validated Populations will only allow populations that have been validated. Enforce Supported Population Populations will only allow populations that have been validated. Enforce Supported Population Populations Disable Enforcement Population Populations  Select Post Package Repair Type.  Auto: Sets it to the MRC default setting; current default is Soft PPR. Soft PPR PR Error Injection est Enables/disables support for c-script err inj test. Enable Disable  Maximum Memory Frequency Selections in Mhz. If Enforce POR is disabled, user will be able to run at higher frequency than the memory support (limited by processor support). Do not select reserved. Auto 1200~4800-0vrClk  MRC Promote Warnings Determines if warnings are promoted to system level. Enable Disable  Halts on mem Training Error disable/enable.  Ta Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor Reven Ave Reserved Disable  Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Enforce POR	<ul> <li>programming.</li> <li>Disable: Disables this feature and user if able to run at higher frequencies, in DDR frequency limit field (limited by processor support).</li> <li>Auto: Sets it to the MRC default setting.</li> </ul>					, ,
Populations will only allow populations that have been validated.  Enforce Supported Populations Populations Populations Population Population Population Population Population Population Disable Enforcement Population Population Population Disable Enforcement Population Population Population Populations  Select Post Package Repair Type.  Auto: Sets it to the MRC default setting; current default is Soft PPR.  Soft PPR Hard PPR PPR Disable PPR Disa			1 .: 505				N. P. L
Select Post Package Repair Type.  Auto: Sets it to the MRC default setting; current default is Soft PPR.  Soft PPR	Enforce Population POR	Populations will only Enforce Supported	allow popul Enf	ations that orce Valida	have been vali	dated.	
PPR Type  - Auto: Sets it to the MRC défault setting; current default is Soft PPR.  Soft PPR    Hard PPR   PPR Disable		<del></del>					
PPR Error Injection est Enables/disables support for c-script err inj test. Enable Disable  Maximum Memory Frequency Selections in Mhz. If Enforce POR is disabled, user will be able to run at higher frequency than the memory support (limited by processor support). Do not select reserved.  Auto 1200~4800-OvrClk  MRC Promote Varnings Determines if warnings are promoted to system level. Enable Disable  Halts on mem Training Error disable/enable. Enable Disable  TA Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor Reven Ave Reserved Disable  Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	PPR Type	<ul> <li>Auto: Sets it to th</li> </ul>	e MRC defa	ult setting;	current defaul	*	•
Memory Frequency Selections in Mhz. If Enforce POR is disabled, user will be able to run at higher frequency than the memory support (limited by processor support). Do not select reserved.  Memory Frequency Mem						PPR Di	isable
Maximum Memory Frequency Selections in Mhz. If Enforce POR is disabled, user will be able to run at higher frequency than the memory support (limited by processor support). Do not select reserved.  Auto   1200~4800-OvrClk    MRC Promote   Determines if warnings are promoted to system level.  Enable   Disable    Halts on mem Training Error disable/enable.  Enable   Disable    TA Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor   Reven Ave   Reserved   Disable    Enable   Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enable   Disable    Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	PPR Error Injection	Enables/disables sup	port for c-s	cript err inj	test.	• • • • • • • • • • • • • • • • • • • •	•
Memory Frequency  be able to run at higher frequency than the memory support (limited by processor support). Do not select reserved.  Auto 1200~4800-OvrClk  MRC Promote Warnings Enable Disable  Halts on mem Training Error disable/enable.  Enable Disable  TA Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor Reven Ave Reserved Disable  Enable Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enable Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	test	Enable			Disable		
Determines if warnings are promoted to system level.  Enable  Halts on mem Training Error  Enable  TA Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor  Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Memory Frequency	be able to run at high support). Do not selec	er frequency ct reserved.	y than the r	memory suppo	e POR i rt (limit	s disabled, user will ed by processor
Marnings Enable Disable Halts on mem Training Error disable/enable. Enable Disable  TA Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks. TA Floor Reven Ave Reserved Disable  Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enable Disable  Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	MDO Duo un ata	1 10 10					
Ta Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor   Reven Ave   Reserved   Disable    Enable ADR   Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enable   Disable    Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Warnings	<b>.</b>	js are prom	oted to sys	·	• · · · · · · · · · · · · · · · · · · ·	
Ta Floor enforces t_rrdr, t_rrdd minimum of 3; Reven Ave attempts to match Reven logic delay across ranks.  TA Floor   Reven Ave   Reserved   Disable    Enable ADR   Enables the detecting and enabling of ADR. This is not available if eADR is enabled since eADR requires ADR to be enabled.  Enable   Disable    Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Halt on mem	Halts on mem Trainin	g Error disa	ble/enable	·		
logic delay across ranks.   TA Floor   Reven Ave   Reserved   Disable	Training Error					•••••	
Enable ADR  Enable ADR  Enable ADR  Enable ADR  Enable  Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Rank Switch					ttempts	
Enable ADR since eADR requires ADR to be enabled.  Enable Disable  Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Comiguration						
Enables/disables Legacy ADR mode. This is not available if eADR is enabled since eADR requires this mode to be enabled.	Enable ADR	Enables the detecting since eADR requires A	and enabli ADR to be ei	ng of ADR. nabled.	This is not ava	ilable if	eADR is enabled
egacy ADR Mode eADR requires this mode to be enabled.					Disable		
Enable   Disable	Legacy ADR Mode	eADR requires this mo	acy ADR mo	ode. This is nabled.	<b>,</b>	if eADR	is enabled since
		Enable			Disable		

Minimum System Memory Size	Minimum memory size assigned as system memory when only JEDEC NVDIMMs are present.						
ivierriory Size	2GB	4GB		6GB		8GB	
NVDIMM Energy	Sets the energy policy	for NV	/DIMMs				
Policy	Device-Managed		Host-Managed				
ADR Data Save	DATA Save mode for A	ADR. Ba	atterybacked or	Type 01 NVD	IMM.		
Mode	NVDIMMs		Batterybacked	DIMMs	Disable	e	
Erase-Arm	Enables/disables Erasing and Arming NVDIMMs.						
NVDIMMs	Enable			Disable			
Restore NVDIMMs	Enables/disables Automatic restoring of NVDIMMs.						
Restore INVIDIMINIS	Enable			Disable			
Interleave	Controls if NVDIMMs	are inte	erleaved togeth	er or not.			
NVDIMMs	Enable			Disable			
Memory Topology	Displays memory top	ology w	rith DIMM popu	lation informa	ation.		

**4.6.4 IIO Configuration**Displays and provides option to change IIO Settings.

, , ,	Taco option to one	IIO Configura	<u> </u>	
			t Bifurcation for selecte	d slot (s).
	IOU0/1/2/3/4 (IIO PCIe Port 1/2/3/4/5)	Auto	x4x4x4x4	x4x4x8
	POIE POIL 1/2/3/4/3)	x8x4x4	x8x8	x16
	Sck0 RP Correctable Err	Applies to root   Yes	ports only. Enable interr No	upt on a non-fatal error.
	Sck0 RP Fatal Uncorrectable Err	Applies to root perrors.	ports only. Enable MSI/I	NTx interrupt on fatal
	Port 0/DMI	Settings related	to PCI Express Ports (0 3D/4A/4B/4C/4D/5A/5	)/1A/1B/1C/1D/2A/2B/2C B/5C/5D)
Socket0/1 Configuration		PCI-E Port	if there is no device or the device is not HP ca	S will remove the EXP port errors on that device and apable. Enable/disable is and expose/hide its CFG  Disable
	Port 1A/2A/4A/5A	PCI-E Port Link Disable	This option disables th training occurs but the Yes	ne link so that the no CFG space is still active. No
		Link Speed	Choose link speed for  Gen 1 (2.5 GT/ GG) (3.5 GT/ GG)	this PCle port. en 2 (5 Gen 3 (8 (16GT/s) GT/s)
	Sck0/1 IOAT Config	DNA	Select Dma enable/dis Yes	able for each CB device.
	SCKU/ I TOAT COINING	No snoop	Enables/disables for e Yes	ach CB device. No
IOAT Configuration	Disable TPH	TLP Processing Yes	Hint disable.	
	Prioritize TPH	Prioritize TPH. Enable	Disab	le
	Relaxed Ordering	Enables/disable Yes	es Relaxed Ordering.	
	Intel VT for Directed I/O	Enables/disable Enable	es VT-d Interrupt Remap Disab	
Intel VT for Directed I/O (VT-d)	DMA Control Opt-In Flag	Enables/disable in DMAR table in Assignment (DI Enable	es DMA_CTRL_PLATFOR n ACPI. Not compatible DA). Disabl	with Direct Device

	Interrupt Demonsing	Enables/disables Interrupt Remapping support.					
	Interrupt Remapping	Auto	Enable		Disable		
Intel VT for Directed	V2ADIC Opt Out	Enables/disables X2/	APIC_OPT_C	OUT bit.			
I/O (VT-d)	ZAPIC Opt out	Enable		Disable			
,, 5 (1.1.4)	Pre-boot DM Protection	Enables DMA Protect is installed in DXE and					
	Protection	Enable		Disable			
Intel VMD	Intel VMD for Volume		Enables/dis	sables VM	ID in this stack.		
technology	Management Device on Socket 0/1	Enable/disable VMD	Enable		Disable		
AIC SSD Technology		A nonce Intel AIC Ret Override IOU0 bifurca	imer/AIC SSD HW at Stack1(Port 1A-1D). ition if required.				
(non-VMD)	cket 0/1	Enable		Disable			
Detected PCIe retimers	Socket 0/1 retimers c	onfiguration.					
PCIe Low Latency	Enables/disables PCI	e low latency retimers	•				
Retimers	Yes		No				
Skip PCIe retimers detection	Skip PCIe retimers de HW configurations.	tection to speed up th	e boot. Reti	mers are p	resent only in specific		
detection	Yes		No				

**4.6.5 Advanced Power Management Configuration**Displays and provides to change the Power Management settings.

	Advanced Power	Management Config	juration		
	P State Control Configuratio	n Sun Menu, include	Turbo, XE	and etc.	
	Uncore Freg Scaling	If disabled, user ca	n input Un	core Freq	uency.
	Unicore Freq Scaling	Enable		Disable	
	AVX License Pre-Grant	If disabled, user ca	n input Un	• · · · · · · · · · · · · · · · · · · ·	uency.
	Override	Enable		Disable	
	SpeedStep (Pstates)	Enables/disables E	IST (P-Sta		•••••
	opecastep (i states)	Enable		Disable	
	AVX P1	AVX P1 level select		<b>.</b>	. [
			Level 1		Level 2
	Dumanaia CCT DD	Supports Dynamic NOTE: Disable: Sta	SST-PP SE	elect.	icplayed
	Dynamic SST-PP	Enable	110 33 1-FF	Disable	ispiayeu.
		Intel SST-PP Select	allows us		ose from up to two
	Intel SST-PP	additional base free	quency co	nditions.	ose nom up to two
		Base	Config 3		Config 4
CPU P State Control	Activete CCT DE	This option allows	SST-BF to	be enable	ed.
or or state control	Activate 331-BF	Enable		Disable	
	EIST PSD Function	Choose HW_ALL/S	• · · · · · · · · · · · · · · · · · · ·		ırn.
	List i sb i diletion	HW_ALL		SW_ALL	
	Boot performance mode	Select the performation of the control of the contr	ance state	that the	BIOS will set before
	boot perrormanoe mode	Max Performance			Set by Intel Node Manager
	Energy Efficient Turbo	Energy Efficient Tu	rbo Disabl	·	(1FC [19]
	Energy Emolent rules	Enable		Disable	
	Turbo Mode	Enables/disables p EMTTM enabled to		Turbo Mo	de (requires
		Enable		Disable	
	CPU Flex Ratio Override	Enables/disabled C	PU Flex R		ramming.
	or or lex ratio override	Enable		Disable	
	GPSS timer	P-state change hys		ne windov	
	0. 00 times	0 us	50 us		500 us

	H						
	Hardware P-State set	<b>,</b>					
	Hardware P-States	<ul> <li>Disable: Hardware chooses a P-state based on OS Request (Legacy P-States).</li> <li>Native Mode: Hardware chooses a P-state based on OS guidance.</li> <li>Out of Band Mode: Hardware autonomously chooses a</li> </ul>					
		P-state (no Native Mode	OS guidance). Out of Band	Native Mode with No Legacy			
			Mode	Support			
	HardwarePM Interrupt	Enables/disable Enable	es Hardware PM	Interrupt. Disable	<b></b>		
Hardware PM State Control	EPP Enable	When disabled, EPP. Enable	HW masks EPP	in CPUID [6],10 a	nd uses EPB for		
	APS rocketing	Enables/disable selection pcode	algorithm. Rock	mechanism in the keting enables the	e HWP p-state e core ratio to o a smooth ramp		
		Enable		Disable			
	Scalability	Based Optimiza			y Scalability		
		Enable	0	Disable			
	Native ASPN	<ul><li>Disable: AS</li><li>Auto: BIOS</li></ul>	Controlled ASPN	1.			
	CPU C State setting.	Auto	Enable	Disa	ble		
	Enable Monitor MWAIT	Allows Monitor Enable	and MWAIT inst	ructions. Disable			
	CPU C1 auto demotion		utomatically de	mote to C1. Take	s effect after		
CPU C State Control	CPU C1 auto undemotion	Allows CPU to a reboot.	utomatically un	demote to C1. Ta	kes effect after		
		Enable (disable		Disable C3) report to OS.			
	CPU C6 report	Auto	Enable	<b>.</b>			
	Enhanced Halt State			ol. Takes effect at			
	(C1E)	Enable		Disable			
	OS ACPI Cx	Report CC3/CC ACPI C2	6 to OS ACPI C2	or ACPI C3.			
	Package C State setti	• · · · · · · · · · · · · · · · · · · ·					
	Package C State	Package C State Auto	e limit. C0/C1 state	C2 state	C6 (non Retention) state		
Package C State	Register Access Low Latency Mode	Enables lower la NOTE: Enabling fabric is prevent Enable	this mode will p	register accesse revent PkgC6 as nto idle. Disable	S.		
Control	C2C3TT			C3 Translation T	imer, PPDN_INIT		
	Dynamic L1	-	NFIG Bit [21] = dy	namic L1 enable	<u>.</u>		
	PKG C-state Lat. Neg.		80] = PCH_NEG_				

	LTR IIO Input	MSR 1FCh Bit [29] = LTR_IIO_DISABLE. Disable = Ignore IIO I input.				Ignore IIO LTR	
		Take IIO LTR inp	ut	Ignore I	IO LTR ir	nput	
Package C State Control		Program PCIE_IL TR_OVRD 1:30:1:0xFC Sub Menu.					
	Latency Tolerance	PCIe LTR	Allows manual of	overrides	for PCI	E_IL TR_IVRD.	
	Requirement (LTR)	Override Control	Enable		Disable		
	Enable PKGC_SA_	•	_PKGC_SA_PS_C	RITERIA		••••••	
00111101	PS_CRITERIA	Auto	Enable	DITEDIA	Disa		
	PkgC SA PS Criteria	Program WRITE	_PKGC_SA_PS_C	•	• • • • • • • • • • • • • • • • • • • •		
	Power Management Control	MDLL Off	Enable to shut d	Enable	LL durii	Disable	
	PkGc Interrupt	Programmable I control.	Package C-state		respon		
	Response Time	VALID	Enable	<u></u>	Disable		
	<u> </u>			-	Disable		
		CPU Thermal Re	r				
	CPU T State Control	Software Controlled T-States	Enables/disable	s Softwa	are Cont Disable		
	PROCHOT Modes	When a processor thermal sensor trips (either core), the PROCHOT# will be driven. If bi-direction is enabled, external agents can drive PROCHOT# to throttle the processor.					
		Input-only	Both Input and Output	Output-	••••••	Disable	
	Thermal Monitor	Enables/disable	s Thermal Monit	or			
ODU TI	Thermal World	Enable		Disable			
CPU Thermal Management	Therm-Monitor- Status Filter	Enables Filter based therm_monitor_status(IA32_THERMAL_STATUS[0]) reporting.				_THERMAL_	
	otatao i iitoi	Enable		Disable			
	PROCHOT RATIO	Controls the CPU response to an inbound platform assertion xxPROCHOT# by capping to the programmed ratio. Default va 0 will allow ME to control this value. If ME does not set ratio, default 0 equates to Pn. A non-zero value will override ME set The min allowed ratio is defined by PLATFORM_INFO[MIN_OPERATING_RATIO].				io. Default value ot set ratio, erride ME setting.	
		0	Min=0, Max=57	•••••	*****************	***************************************	
	TCC Activation Offset	Thermal Control	ory set TCC active Circuit must be	vation te activate	mperatu d.	re at which the	
			Min=0, Max=58	0.4.01.4			
	Setting Energy Per Bia	Energy Perf BIA		SAPIVI ET	.C.		
CPU- Advanced PM Tuning		Power Performance Tuning	OS Controls EPB	BIOS Co	ontrols	PECI Controls EPB	
		PECI PCS EPB	Controls whether OS controls EPE	•••••	· · · · · · · · · · · · · · · · · · ·	rol over EPB entrols EPB using	
		Energy Perf Bias	Dynamic Loadline Switch	Dynamic Loadline Switch control. MSR 0x1FC[Bit24].  Enable Disable			
		Workload Configuration	This allows opti characterization Balanced	mizatior ı. The thı	for the ree option	ns for selection.	
		Averaging Time Window	This is used to o the average for 1A			ive window of	

CPU- Advanced PM Tuning	Energy Perf Bias	P0 Total Time Threshold Low	The HW switching mechanism DISABLES the performance setting (0) when the total P0 time is less than this threshold.  28	
		P0 Total Time Threshold High	The HW switching mechanism DISABLES the performance setting (0) when the total P0 time is greater than this threshold.  3F	
	ISAPIVI CONTROL	Energy Perf BIAS Sub Menu.		
		Enable	Disable	
	EET Mode	turbo or P1. Fine	Coarse Grained Mode decides whether to grant user request urbo or P1. Fine Grained Mode decides how much turbo to be granted. More helpful with Scalability Enabled.	
		Coarse Grained	Mode Fine Grained Mode	

# 4.7 Server Mangement



### **4.7.1 Processor Configuration**

Displays and provides option to change the Processor Settings.

Biopiayo ana prov	rides option to end	ige the rivococor			
Processor Configuration					
BMC Support	Enables/disables inte	faces to communicat	e with BMC.		
Бійіс Заррогі	Enable		Disable		
IPMI Interface Type	Type of Interface to co	ommunicate BMC fror	n Host.		
IF WIT III TELL TYPE	Kcs Interface		Bt Interface		
Wait for BMC	Wait for BMC response for specified time out. In PILOTII, BMC starts at the same time when BIOS starts during AS power ON. It takes around 30 seconds to initialize Host to BMC interfaces.				
	Enable		Disable		
Time Zone(UTC Offset)	Enter UTC Offset in hours. i.e. from -24:00 to +24:00. These values will be converted into minutes and programmed to BMC. Enter 0x07FF to consider BIOS time as local time.  0x07FF				
EDD O Time	Enables/disables FRB	-2 timer (POST timer).			
FRB-2 Timer	Enable		Disable		
FRB-2 Timer	Enter value between 1 to 30 minutes for FRB-2 Timer Expiration.				
timeout	6	1-30			
FRB-2 Timer Policy	Configures how the system should respond if the FRB-2 Timer expires. Not available is FRB-2 Timer is disabled.				
	Do nothing	Reset	Power Down	Power Cycle	
OS Watchdog Timer	If enabled, starts a BIO after the OS loads. He Boot Watchdog Timer	lps determine that the	OS successfully load	agement Software led or follows the OS	
	Enable		Disable		
BMC IPMI LAN	Enables/disables BM(	CIPMI LAN.			
Access	Enable	Disable	Unspe		
Power Control Policy	Configures how the system should respond if AC power is lost. Reset not required as selected power policy will be set in BMC when policy is saved.				
Policy	Do Not Power Up	Last Power State	Power Restore	Unspecified	


**4.7.2 System Event Log** Configures SEL event log.

System Event Log					
SEL Components	Change this to enable or disable event logging error/progress codes during boot.				
SEL Components	Enable			Disable	
Erase SEL	Choose options for erasing SEL.				
EIdSE SEL	Yes, on next reset		Yes, on every reset		No
When SEL is Full	Choose options for reactions to full SEL.				
WHEN SEL IS FUII	Do Nothing Era		Erase Immediately		Delete oldest Record
Log EFI Status	Disables the logging of EFI Status Codes or log only error code or only progress co or both.			code or only progress code	
Codes	Error code	Progress code	Both		Disable

**4.7.3 BMC Network Configuration** Configures BMC network parameters.


	<u> </u>				
BMC Network Configuration					
Configuration Address source	Select to configure LAN channel parameters statically or dynamically (by BIOS or BMC). Unspecified option will not modify any BMC network parameters during BIOS phase.				
Address source	Enable Disable				
IPv6 Support	Enables/disables LAN1 IPv6 Support				
	Unspecified	Static		Dynamic BMC DHCP	
Configuration Router LAN1/2  Select to configure LAN channel parameters statically or dynamically (by BIC Unspecified option will not modify any BMC network parameters during BIOS				ynamically (by BIOS or BMC). neters during BIOS phase.	
Address	Unspecified	Static		Dynamic BMC DHCP	

# 4.8 Security



Security					
Administrator Password	Set administer password.				
Set User Password	Create new password.				
	Secure boot configuration.				
Secure Boot	Secure Boot	Enable	Disable		
	Secure Boot Mode	Secure Boot mode options: Standard or Custom. Custom mode, Secure Boot Policy variables can be configured by a physically present user without full authentication.			
		Standard	Custom		

# **4.9 Boot**



		Boot	
Set Prompt Timeout	Number of seconds to wait for setup activation key. 65565 (0xFFFF) means indefinite waiting.		
-	On		
Bootup Numlock	Select the keyboard Numlock state.		
State '	On		Off
Quiet Poet	Enables/disables Quiet Boot option.		
Quiet Boot	Enable		Disable
Post Option #1	Sets the system boot order.		
Boot Option #1	UEFI: Built-in EFI Shell		Disable
Optimized Boot	Enables/disables Optimized Boot. Enabling Optimized Boot will disable Csm support and disable connecting Network devices to decrease boot time. While disabling Optimized Boot, make sure to restore Csm Support option to previous value before enabling Optimized Boot.		
	Enable		Disable

# 4.10 Exit



	Exit
Save Change Without Exit	Save changes without exiting system setup.
Discard Changes and Exit	Exit system setup without saving any changes.
Save Changes and Reset	Reset the system after saving the changes.
Discard Changes and Reset	Reset system setup without saving any changes.
Save Changes	Save changes done so far to any of the setup options.
Discard Changes	Discard changes done so far to any of the setup options
Restore Defaults	Restore/load default values for all the setup options.
Save as User Defaults	Save the changes done so far as user defaults.
Restore User Defaults	Restore the user defaults to all the setup options.

# 4.11 BIOS Update Process

This is the manual for updating BIOS on **Tucana** system. Please check current system BIOS version is **Tuct0010** or later. Here are the update procedures.

#### EFI:

- 1. Copy Tuct0010.bin to EFI folder
- 2. Copy EFI folder to USB stick or HDD
- 3. Boot into internal shell enters the usb EFI folder and executes the below command Bios.nsh
- 4. If the firmware update is complete, perform an AC power cycle.

#### Linux:

- 1. Copy Tuct0010.bin to AfuLnx64 folder
- 2. Copy AfuLnx64 folder to USB stick or HDD
- 3. Enter to AfuLnx64 folder and execute the below command./flash.sh
- 4. Reboot if complete the updated



#### NOTE

AFU FLASH Update may report change in ROM Layout. You can "F" to force the FLASH.



#### **NOTE**

Please refer to "Bios Update Process.doc" in bios release zip file for details.

# 4.12 BIOS Post Code

There are two ways to get post code,

- 1. check the LED debug card
- 2. execute the IPMI command as below

\$ ipmitool -I lanplus -H "\$BMC\_IP" -U "\$BMC\_USER" -P "\$BMC\_PASSWD" raw 0x32 0x73 0x00

e.g. \$ipmitool -I lanplus -H 192.168.0.3 -U admin -P admin raw 0x32 0x73 0x00



BMC IP: -H \$BMC\_IP

User Account: -U \$BMC\_USER Password: -P \$BMC\_PASSWD

#### **Intel RC POST Code**

Post Code	Description		
KTI test points			
0xA0	Initialize KTI inuput structure default values		
0xA1	Collect info such as SBSP, Boot Mode, Reset type etc		
0xA3	Setup up minimum path between SBSP & other sockets		
0xA6	Sync up with PBSPs		
0xA7	Topology discovery and route calculation		
0xA8	Program final route		
0xA9	Program final IO SAD setting		
0xAA	Protocol layer and other Uncore settings		
0xAB	Transition links to full speed opeartion		
0xAE	Coherency Settings		
0xAF	KTI is done		
	KTI Error code		
0xD8	Boot Mode Error		
0xD9	Minimum Path Setup Error		
0xDA	Topology Discovery Error		
0xDB	SAD Setup Error		
0xDC	Unsupported Topology Error		
0xDD	Full Speed Transition Error		
0xDE	S3 Resume Error		
0xDF	SW Check Error		
MRC Test Points			
0x70	HBM State		
0x71	HBM Debug State		
0x72	HBM Internal State		
0x7E	Pipe Sync State		
0xB0	Dimm Detect		
0xB1	Clock Init		
0xB2	Access SPD Data		
0xB3	Global Early State		

0x84     Rank Detect       0x85     Parallel Dispatch       0x87     Channel Training       0x88     Init Throttling       0x89     Memory BIST       0x8A     Memory Init       0xBB     Print DDR Memory Map       0xBC     Config RAS       0xBD     Get Margins       0xBE     SSA API Init       0xBF     MRC Done       0xC1     Check POR       0xC2     Unlock Memory REGS       0xC3     Check Status       0xC4     Config XMP       0xC5     Memory Early Init       0xC6     Print DIMM Info       0xC7     NVDIMM Init       0xC9     SVL Scramble       0xCA     CMI Credit       0xCB     Check RAS       0xCC     Init ADR       0xCD     Init Structure Late State       0xCC     Memory Init Late State       0xCF     Select Boot Mode       0xD0     MKTME Early Flow       0xD1     SGX Pre-Memory Init       0xD2     Memory Health Teset       0xD3     Enable 2N mode       0xD4     Offset Training Result       MRC error code       0xE0     SPD Decode Error       0xE6     RC DCA DFE Error       0xE7	0D4	Death Data at
0xB6         DDRIO Init           0xB7         Channel Training           0xB8         Init Throttling           0xB9         Memory BIST           0xBA         Memory Init           0xBB         Print DDR Memory Map           0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check POR           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCD         Init ADR           0xCD         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset	0xB4	Rank Detect
0xB7         Channel Training           0xB8         Init Throttling           0xB9         Memory BIST           0xBA         Memory Init           0xBB         Print DDR Memory Map           0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCB         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD6         Offset Training Result		·
0xB8         Init Throttling           0xB9         Memory BIST           0xBA         Memory BIST           0xBB         Print DDR Memory Map           0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         CPL2 state		
0xB9         Memory BIST           0xBA         Memory Init           0xBB         Print DDR Memory Map           0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xC0         SVL Scramble           0xCD         SVL Scramble           0xCB         Check RAS           0xCC         Init ADR           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xCD         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode		
0xBA         Memory Init           0xBB         Print DDR Memory Map           0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCB         Check RAS           0xCC         Init Structure Late State           0xCB         Memory Init Late State           0xCF         Select Boot Mode           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result		
0xBB         Print DDR Memory Map           0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error		
0xBC         Config RAS           0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error	0xBA	
0xBD         Get Margins           0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xC0         SVL Scramble           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCC         Init Structure Late State           0xCC         Memory Init Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Err	0xBB	
0xBE         SSA API Init           0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xC0         SVL Scramble           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB In	0xBC	Config RAS
0xBF         MRC Done           0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCB         Memory Init Late State           0xCF         Select Boot Mode           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEB         Memory Test Error	0xBD	Get Margins
0xC1         Check POR           0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE8         Memory Test Error	0xBE	SSA API Init
0xC2         Unlock Memory REGS           0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEB         Memory Test Error	0xBF	MRC Done
0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xEA         DDR Init Error           0xEB         Memory Test Error	0xC1	Check POR
0xC3         Check Status           0xC4         Config XMP           0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xEA         DDR Init Error           0xEB         Memory Test Error	0xC2	Unlock Memory REGS
0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error	0xC3	Check Status
0xC5         Memory Early Init           0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error	0xC4	Config XMP
0xC6         Print DIMM Info           0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xC7         NVDIMM Init           0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xC9         SVL Scramble           0xCA         CMI Credit           0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xCA         CMI Credit           0xCB         Check RAS           0xCD         Init ADR           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xCB         Check RAS           0xCC         Init ADR           0xCD         Init Structure Late State           0xCE         Memory Init Late State           0xCF         Select Boot Mode           0xD0         MKTME Early Flow           0xD1         SGX Pre-Memory Init           0xD2         Memory Health Teset           0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xCC     Init ADR       0xCE     Memory Init Late State       0xCF     Select Boot Mode       0xD0     MKTME Early Flow       0xD1     SGX Pre-Memory Init       0xD2     Memory Health Teset       0xD3     Enable 2N mode       0xD5     CPL2 state       0xD6     Offset Training Result       MRC error code       0xE0     SPD Decode Error       0xE6     RC DCA DFE Error       0xE7     RC Sweep LIB Internal Error       0xE8     No Memory Error       0xE9     LT Lock Error       0xEA     DDR Init Error       0xEB     Memory Test Error		
0xCD     Init Structure Late State       0xCE     Memory Init Late State       0xCF     Select Boot Mode       0xD0     MKTME Early Flow       0xD1     SGX Pre-Memory Init       0xD2     Memory Health Teset       0xD3     Enable 2N mode       0xD5     CPL2 state       0xD6     Offset Training Result       MRC error code       0xE0     SPD Decode Error       0xE6     RC DCA DFE Error       0xE7     RC Sweep LIB Internal Error       0xE8     No Memory Error       0xE9     LT Lock Error       0xEA     DDR Init Error       0xEB     Memory Test Error		
OxCE Memory Init Late State OxCF Select Boot Mode OxDO MKTME Early Flow OxD1 SGX Pre-Memory Init OxD2 Memory Health Teset OxD3 Enable 2N mode OxD5 CPL2 state OxD6 Offset Training Result  MRC error code  OxEO SPD Decode Error OxE6 RC DCA DFE Error OxE7 RC Sweep LIB Internal Error OxE8 No Memory Error OxE9 LT Lock Error OxEA DDR Init Error OXEB Memory Test Error		
0xCFSelect Boot Mode0xD0MKTME Early Flow0xD1SGX Pre-Memory Init0xD2Memory Health Teset0xD3Enable 2N mode0xD5CPL2 state0xD6Offset Training ResultMRC error code0xE0SPD Decode Error0xE6RC DCA DFE Error0xE7RC Sweep LIB Internal Error0xE8No Memory Error0xE9LT Lock Error0xEADDR Init Error0xEBMemory Test Error		
0xD0MKTME Early Flow0xD1SGX Pre-Memory Init0xD2Memory Health Teset0xD3Enable 2N mode0xD5CPL2 state0xD6Offset Training ResultMRC error code0xE0SPD Decode Error0xE6RC DCA DFE Error0xE7RC Sweep LIB Internal Error0xE8No Memory Error0xE9LT Lock Error0xEADDR Init Error0xEBMemory Test Error		
OxD1 SGX Pre-Memory Init  OxD2 Memory Health Teset  OxD3 Enable 2N mode  OxD5 CPL2 state  OxD6 Offset Training Result  MRC error code  OxE0 SPD Decode Error  OxE6 RC DCA DFE Error  OxE7 RC Sweep LIB Internal Error  OxE8 No Memory Error  OxE9 LT Lock Error  OxEA DDR Init Error  OXEB Memory Test Error		
0xD2 Memory Health Teset 0xD3 Enable 2N mode 0xD5 CPL2 state 0xD6 Offset Training Result  MRC error code  0xE0 SPD Decode Error 0xE6 RC DCA DFE Error 0xE7 RC Sweep LIB Internal Error 0xE8 No Memory Error 0xE9 LT Lock Error 0xEA DDR Init Error 0xEB Memory Test Error		·
0xD3         Enable 2N mode           0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xD5         CPL2 state           0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		·
0xD6         Offset Training Result           MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
MRC error code           0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xE0         SPD Decode Error           0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error	UXDO	•
0xE6         RC DCA DFE Error           0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error	OvEO	
0xE7         RC Sweep LIB Internal Error           0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xE8         No Memory Error           0xE9         LT Lock Error           0xEA         DDR Init Error           0xEB         Memory Test Error		
0xE9     LT Lock Error       0xEA     DDR Init Error       0xEB     Memory Test Error		
0xEA     DDR Init Error       0xEB     Memory Test Error		
0xEB Memory Test Error		
UXEC   Vendor Specific Error		
0.55		·
0xED DIMM Incompatible Error		<u> </u>
0XEE MRC Compatibility Error		<u> </u>
0xEF MRC Structure Error		
0xF0 Set Vdd Error		
0xF1 IOT Memory Buffer Error		· · · · · · · · · · · · · · · · · · ·
0xF2 RC Internal Error	0xF2	RC Internal Error

0xF3	Invalid Register Access Error
0xF4	Set MC Freq Error
0xF5	Read MC Freq Error
0x70	DIMM Channel Errror
0x74	BIST Check Error
0xF6	SMBUS Error
0xF7	PCU Error
0xF8	NGN Error
0xF9	Interleave Failure
0xFA	SKU Limit Error
0xFB	CAR Limit Error
0xFC	CMI Failure
0xFD	Value Out of Range
0xFE	DDRIO HWFSM Error
0xFF	MRC Pointer Error

# **AMI POST Code**

Post Code	Description
0x10	PEI core is started
0x11	Pre-memory CPU initialization is started
0x12	Pre-memory CPU initialization is started (CPU module specific)
0x13	Pre-memory CPU initialization is started (CPU module specific)
0x14	Pre-memory CPU initialization is started (CPU module specific)
0x15	Pre-memory North Bridge initialization is started
0x16	Pre-memory North Bridge initialization is started (North Bridge module specific)
0x17	Pre-memory North Bridge initialization is started (North Bridge module specific)
0x18	Pre-memory North Bridge initialization is started (North Bridge module specific)
0x19	Pre-memory South Bridge initialization is started
0x1A	Pre-memory South Bridge initialization is started (South Bridge module specific)
0x1B	Pre-memory South Bridge initialization is started (South Bridge module specific)
0x1C	Pre-memory South Bridge initialization is started (South Bridge module specific)
0x1D~ 0x2A	Oem pre-memory initialization codes
0x2B	Memory initialization. Serial Presence Detect(SPD) data reading
0x2C	Memory initialization. Meory Presence detection
0x2D	Memory initialization. Programming memory timing information
0x2E	Memory initialization. Configuring memory
0x2F	Memory initialization. (Other)
0x30	Reserved for ASL (See ASL status codes section below)
0x31	Memory Installed
0x32	CPU post-memory initialization is started
0x33	CPU post-memory initialization. Cache initialization

0x34	CPU post-memory initialization. Application Processor(s) (AP) initialization
0x35	CPU post-memory initialization. BootStrap Processor(BSP) initialization
0x36	CPU post-memory initialization. System Management Mode (SMM) initialization
0x37	Post-memory North Bridge initialization is started
0x38	Post-memory North Bridge initialization is started (North Bridge module specific)
0x39	Post-memory North Bridge initialization is started (North Bridge module specific)
0x3A	Post-memory North Bridge initialization is started (North Bridge module specific)
0x3B	Post-memory South Bridge initialization is started
0x3C	Post-memory South Bridge initialization is started (South Bridge module specific)
0x3D	Post-memory South Bridge initialization is started (South Bridge module specific)
0x3E	Post-memory South Bridge initialization is started (South Bridge module specific)
0x3F~0x4E	OEM post memory initialization codes
0x4F	DXE IPL is started
	S3 resume progress codes
0xE0	S3 Resume is started (S3 Resume PPI is called by th DXE IPL)
0xE1	S3 Boot Script execution
0xE2	Video repost
0xE3	OS S3 wake vector call
0xE4~0xE7	Reserved for future AMI progress codes
	Recovery Progress Codes
0xF0	Recovery condition triggered by firmware (Auto recovery)
0xF1	Recovery condition triggered by user (Forced recovery)
0xF2	Recovery process started
0xF3	Recovery firmware image is found
0xF4	Recovery firmware image is loadded
0xF5~0xF7	Reserved for future AMI progress codes
OAI O OAI /	DXE Phase
0x60	DXE code is started
0x61	NVRAM initialization
0x62	Initialization of the South Bridge runtimes services
0x63	CPU DXE initialization is started
0x64	CPU DXE initialization (CPU module specific)
0x65	CPU DXE initialization (CPU module specific)
0x66	CPU DXE initialization (CPU module specific)
0x67	CPU DXE initialization (CPU module specific)
0x68	PCI host bridge initialization
0x69	· · · · · · · · · · · · · · · · · · ·
	North Bridge DXE initialization is started
0x6A	North Bridge DXE SMM initialization is started
0x6B	North Bridge DXE initialization (North Brodge module specific)

0x6C	North Bridge DXE initialization (North Brodge module specific)
0x6D	North Bridge DXE initialization (North Brodge module specific)
0x6E	North Bridge DXE initialization (North Brodge module specific)
0x6F	North Bridge DXE initialization (North Brodge module specific)
0x70	South Bridge DXE initialization (North Brodge module specific)
0x71	South Bridge DXE Initialization is started  South Bridge DXE SMM initialization is started
0x71 0x72	
	South Bridge devices initialization
0x73	North Bridge DXE initialization (South Brodge module specific)
0x74	North Bridge DXE initialization (South Brodge module specific)
0x75	North Bridge DXE initialization (South Brodge module specific)
0x76	North Bridge DXE initialization (South Brodge module specific)
0x77	North Bridge DXE initialization (South Brodge module specific)
0x78	ACPI module initialization
0x79	CSM initialization
0x7A~0x7F	Reserved for future AMI DXE codes
0x80~0x8F	OEM DXE initialization codes
0x90	Boot Device Selection(BDS) phase is started
0x91	Driver connecting is started
0x92	PCI Bus initialization is started
0x93	PCI Bus Hot Plug Controller initialization
0x94	PCI Bus Enumeration
0x95	PCI Bus Request Resources
0x96	PCI Bus Assign Resources
0x97	Console Output devices connect
0x98	Console input devices connect
0x99	Super IO initialization
0x9A	USB initialization is started
0x9B	USB Reset
0x9C	USB Detect
0x9D	USB Enable
0x9E~0x9F	Reserved for future AMI codes
0xA0	IDE initialization is started
0xA1	IDE Reset
0xA2	IDE detect
0xA3	IDE Enable
0xA4	SCSI initialization is started
0xA5	SCSI Reset
0xA6	SCSI Detect
0xA7	SCSI Enable
0xA8	Setup Verifying Password
0xA9	Satrt of Setup
0xAA	Reserved for ASL(See ASL Status Codes selection below)
0xAB	Setup Input Wait
0xAC	Reserved for ASL(See ASL Status Codes selection below)
0xAD	Ready To Boot event
0xAE	Legacy Boot event
0xAF	Exit Boot Services event
0xB0	Runtime Set Virtual Address MAP Begin
<u> </u>	

0xB1	Runtime Set Virtual Address MAP End
0xB2	Legacy Option ROM initialization
0xB3	System Reset
0xB4	USB Hot Plug
0xB5	PCI bus Hot plug
0xB6	Clean-up of NVRAM
0xB7	Configuration Reste (reset of NVRAM settings)
0xB8~0xBF	Reserved for future AMI codes
0xC0~0xCF	OEM BDS initialization codes
	ACPI ASL Checkpoints
0x01	System is entering S1 sleeping state
0x02	System is entering S2 sleeping state
0x03	System is entering S3 sleeping state
0x04	System is entering S4 sleeping state
0x05	System is entering S5 sleeping state
0x10	System is waking up from the S1 sleep state
0x20	System is waking up from the S2 sleep state
0x30	System is waking up from the S3 sleep state
0x40	System is waking up from the S4 sleep state
0xAC	System has transitioned into ACPI mode. Interrupt controller is in PIC mode.
0xAA	System has transitioned into ACPI mode. Interrupt controller is in APIC mode.

# **Chapter 5. BMC Configuration Settings**

# 5.1 Login




#### **NOTE**

For further details about the BMC, please refer to Tucana BMC Manual for reference. AIC® website link: https://www.aicipc.com/en/productdetail/51337.

The BMC default IP source is DHCP. The IP address can be configured in H2O IPMI configuration as demonstrated by the example below.

**Step 1** Open the browser and then type in the BMC IP address.

IP address example: 192.168.22.108



Step 2 Use the default user name and password for first-time BMC WEB GUI login.

Field: Default UserName: admin Password: admin





#### NOTE

The default user name and password are in lower-case characters. Users who login with the root user name and password will have full administrative power. The root password can be changed after login.


### 5.2 Web GUI

#### 5.2.1 Menu Bar

The menu bar displays the following.


Firmware Information will be displayed with the latest version, date and time details. Power Control Status will be displayed as Host Online. To change the Power Control Status, click Host Online link.

- Dashboard
- Sensor
- System Inventory
- FRU Information
- Logs & Report
- Settings
- Remote Control
- Image Redirection
- Power Control
- Maintenance
- Sign out



#### 5.2.2 Dashboard

The Dashboard page gives the overall information about the status of a device. To open the Dashboard page, click Dashboard from the menu bar. A sample screenshot of the Dashboard page is shown below.




A brief description of the Dashboard page is given below.

- Language Selection
- BMC Power-On Hours
- Pending Deassertions
- Access Logs
- Today & 30 Days (Event Logs)
- Sensor Monitoring

#### **5.2.3 Sensor**

The Sensor Reading page displays all the sensor related information.

To open the Sensor Reading page, click Sensor from the menu. Click on any sensor to show more information about that particular sensor, including thresholds and a graphical representation of all associated events. A screenshot of Sensor Reading page is given below.



#### 5.2.4 System Inventory

System Inventory page displays inventory information of host machine.

This page shows System, Processor, Memory Controller, Base Board, Power, Thermal, PCIE Devices, PCIE Function and Storage of host machine.


Click the tabs in the page to view details of each device. A screenshot of System Inventory page is given below.



#### 5.2.5 FRU Information

FRU Information page displays the BMC's FRU device information. FRU page shows information like Basic Information, Chassis Information, Board Information and Product Information of the FRU device.

To open the FRU Information page, click FRU Information from the menu bar. Select a FRU Device ID from the FRU Information section to view the details of the selected device. A screenshot of FRU Information page is given below.




#### 5.2.6 Log & Reports

The Logs & Reports page displays the following information.


- IPMI Event Log
- System Log
- Audit Log
- Video Log

A screenshot displaying the menu items under Logs & Reports is shown below.



#### 5.2.7 Settings

This group of pages allows you to access various configuration settings. A screenshot of Configuration Group menu is shown below.



#### **Configuration Group Menu**

- Captured BSOD
- Date and Time
- External User services
- KVM Mouse Settings
- Log Settings
- Media Redirection Settings
- Network Settings
- PAM Order Settings
- Platform Event Filter
- Service
- SMTP Settings
- SSL Settings
- System Firewall
- User Management
- Video Recording
- Fan Mode
- IPMI Interfaces

#### 5.2.8 Remote Control

The Remote Control page consists of the following options. A sample screenshot is displayed below.

- Launch H5Viewer
- Launch JViewer
- Launch Serial Over LAN



#### Launch H5Viewer

The system and browser requirements for Remote Control are given below.

#### **System Requirements**

- Client machine with 8GB RAM.
- If the client machine has 4GB RAM or lower, there will be lag in Video/Keyboard/ Mouse/Media redirection functionality.

#### **Supported Browsers**

- · Chrome latest version
- Firefox (with limited support)
- · Microsoft Chromium-based Edge
- Safari (On Mac only)



#### **NOTE**

It is advisable to use Chrome or IE for H5Viewer, since Firefox has its own memory limitations.

In Microsoft Windows operating systems, IPv4 addresses are valid location identifiers in Uniform Naming Convention (UNC) path names. However, the colon ':' is an illegal character in a UNC path name. Thus, the use of IPv6 addresses is also illegal in UNC names.

For this reason, in IE browser the IPV6 address should be given in "Literal IPv6 addresses in UNC path names" format.


#### Example:

For web, 2001-db8-85a3-8d3-1319-8a2e-370-7348.ipv6-literal.net:85 Where IP is 2001:db8:85a3:8d3:1319:8a2e:370:7348 and port is 85.

To open Remote Control page, click Remote Control from the menu bar.


A detailed description of the menu items are given below.

Open the Remote Control page, click Launch H5Viewer. A sample screenshot of the Remote KVM page is shown below.



#### **Procedure To Start KVM**

1. Click Launch H5Viewer to open the Remote Control KVM page. A sample screenshot of the Remote KVM page is shown below.



2. To stop the H5Viewer video redirection, click Stop KVM.

#### Launch JViewer

This is an OS independent plug-in which can be used in Windows as well as Linux with the help of JRE. JRE should be installed in the client's system.

#### **Activate Serial Over LAN**


Activate Serial Over LAN.

Serial Over LAN (SOL) is a mechanism that enables the input and output of the serial port for a managed system to be redirected over IP; In this feature, Serial data is transmitted to HTML5 Web UI through websocket.

#### 5.2.9 Images Redirection

This page is used to configure the images into BMC for redirection. This can be done either by uploading an image into BMC say, Local Media or by mounting the image from the remote system, Remote Media.


To open Images Redirection page, click Images Redirection from the menu bar. A sample screenshot of Images Redirection page is shown below.



The fields of Images Redirection page are explained below.

#### · Remote Images

The displayed table shows configured images on BMC. You can configure images of the remote media server.



#### 5.2.10 Power Control

This page allows you to view and control the power of your server.

To open Power Control, click Power Control from the menu bar. A sample screenshot of Power Control is shown below.



The various options of Power Control are given below.

**Power Off**: To immediately power off the server.

**Power On**: To power on the server.

**Power Cycle**: This option will first power off, and then reboot the system (cold boot).

**Hard Reset**: This option will reboot the system without powering off (warm boot).

**ACPI Shutdown**: This option to initiate operating system shutdown prior to the shutdown.

**Perform Action**: Click this option to perform the selected operation.

#### **Procedure**

Select an action and click Perform Action to proceed with the selected action.



# NOTE


During Execution you will be asked to confirm your choice. Upon confirmation, you will be informed about the status after few minutes.

#### **5.2.11 Maintenance Group**

This group of pages allows you to do maintenance tasks on the device. The menu contains the following items:

- Backup Configuration
- BMC Recovery
- Firmware Image Location
- Firmware Information
- Firmware Update
- Preserve Configuration
- Restore Configuration
- Restore Factory Defaults
- System Administrator
- POST Code
- BMC Reset

A sample screenshot of Maintenance page is displayed below.



Maintenance

#### 5.2.11.1 Firmware Update

This wizard takes you through the process of firmware upgradation. A reset of the box will automatically follow if the upgrade is completed or cancelled. An option to Preserve All Configuration is available. Enable it, if you wish to preserve configured settings through the upgrade.

Warning: Please note that after entering update mode widgets, other web pages and services will not work. All open widgets will be closed automatically. If upgrade process is cancelled in the middle of the wizard, the device will be reset.

#### NOTE

The firmware upgrade process is a crucial operation. Make sure that the chances of a power or connectivity loss are minimal when performing this operation.

Once you enter into Update Mode and choose to cancel the firmware flash operation, the MegaRAC® card must be reset. This means that you must close the Internet browser and log back onto the MegaRAC® card before you can perform any other types of operations.

Once Firmware upgrade using web is started, the regular IPMI command will not be allowed for safety concern if Enable IPMI Command handling during flashing support is disabled in project configuration.

To configure, choose Firmware Image Location under Maintenance. To open Firmware Update page, click Maintenance → Firmware Update from the menu bar.

#### Procedure

1. Click Browse to select firmware image.

#### **NOTE**


A file upload pop-up will be displayed for http/https but in the case of tftp files, the file is automatically uploaded displaying the status of upload.

2. Click Start firmware update to load the Firmware Update information. A sample screenshot is displayed below.



#### NOTE

SignImage Public Key is feature based option. If encrypted Signimage feature is enabled, then support to Upload a public.pem key info option will be available.



Firmware Update Page


- 3. Click Preserve all Configuration to preserve all configuration.
  - Preserve all Configuration: To preserve all configuration.
  - Edit Preserve Configuration: To modify the Preserve status settings.

This wizard takes you through the process of AMI based firmware upgradation. The protocol information to be used for firmware image transfer during this update is as follows.

#### NOTE


All configuration items will be preserved/overwrite as default during the restore configuration operation.

4. Click Proceed to Flash, it will prompt you with the warning message. Click Ok to start the Firmware update.



- 5. The Firmware update undergoes the following steps:
  - a. Closing all active client requests
  - b. Preparing Device for Firmware Upgrade
  - c. Uploading Firmware Image.

A sample screenshot is shown as below.



#### d. Verifying Firmware Image

In Section Based Firmware Update, you can configure the firmware image for section based flashing. Check the required sections and click Proceed to update the firmware.

If flashing is required for all images, select the option Full Flash.

If you select Version Compare Flash option from web, the current and uploaded module versions, FMHlocation, size will be compared.


If the modules differ in size and location, proceed with force firmware upgrade.

If all the module versions are same, restart BMC by saying all the module versions are similar.


If only few module versions are differ, those module will be flashed.

#### **NOTE**

Only selected sections of the firmware will be updated. Other sections are skipped. Before starting flash operation, you are advised to verify the compatibility between image sections.



- e. Flashing Firmware Image
- f. Resetting the image. The sample screenshot of Firmware update is as shown below.




#### **NOTE**

The Firmware Update page will be disabled and you will not be able to perform any other tasks until firmware upgrade is completed and the device is rebooted. You can now follow the instructions presented in the subsequent pages to successfully update the card's firmware. The device will reset if update is canceled. The device will also reset upon successful completion of firmware update.

#### 5.2.11.2 BIOS Firmware Update

This wizard takes you through the process of host BIOS firmware upgradation. A screenshot of BIOS Firmware Update is as shown below.

To perform BIOS Firmware Update operation, click Maintenance → Firmware Update from the menu bar. A sample screenshot is displayed below.



**BIOS Firmware Update** 


#### Procedure

1. Click Browse to select BIOS Firmware image.

#### **NOTE**


Firmware update wizard will detect .bin extension as BIOS firmware image.


2. Click Start Firmware Update to load the BIOS firmware image information. A sample screenshot is displayed below.



#### **NOTE**


Once you enter Firmware update page, an alert message will pop up if the system is on. The wizard will activate the update process after the user powers off the system.





- 3. Click Proceed, it will prompt you with the warning message. Click OK to start the firmware update.
- 4. The BIOS Firmware Update undergoes the below steps.
  - a. Uploading Firmware Image
  - b. Getting BIOS existing and uploaded versions (BIOS Tag)
  - c. Flashing Firmware ImageFlashing Firmware Image

A sample screenshot is displayed below.




**BIOS Image Flashing** 

#### NOTE

The BIOS Firmware Update page will be disabled and this action will not allow the user to perform any other tasks until firmware upgrade is completed.


5. Once the BIOS firmware update is completed, it will prompt you with the success message. Click OK to complete the process. A sample screenshot is displayed below.



BIOS Firmware Update Success Message

# 5.2.12 Sign Out

To log out from, click the admin on the top right corner of the screen. A sample screenshot of admin option is shown below.



Click Sign Out to perform log out. A Warning message will be prompted you to proceed further, click OK to log out or Cancel to retain the interface.

# **Chapter 6. Technical Support**



#### **Taiwan, Global Headquarters**

Address: No. 152, Section 4, Linghang N. Rd, Dayuan District,

Taoyuan City 337, Taiwan Tel: +886-3-433-9188 Fax: +886-3-287-1818

Sales Email: sales@aicipc.com.tw Support Email: support@aicipc.com

#### Shanghai, China

Address: Room 215, Building 4, No.471

Guiping Road, Xuhui District, Shanghai City, 200233 China

Tel: +86-21-54961421

Sales Email: sales@aicipc.com.cn Support Email: support@aicipc.com

#### Moscow, Russia

Address: No. 500, 5th Floor, 5th Entrance, 32A, Khoroshevskoye Shosse, Moscow,

123007

Tel: +7-4997019998A

Sales Email: support-ru@aicipc.com.tw Support Email: rma.russia@aicipc.com.tw

#### **North California, United States**

Address: 48531 Warm Springs Boulvard Suite 404 Fremont, CA

94539, United States Tel: +1-510-573-6730

Sales Email: sales@aicipc.com Support Email: support@aicipc.com

#### **South California, United States**

Address: 21808 Garcia Lane City of Industry, CA 91789,

**United States** 

Toll free: + 1-866-800-0056 Tel: +1-909-895-8989 Fax: + 1-909-895-8999

Sales Email: sales@aicipc.com Support Email: support@aicipc.com

#### **New Jersey, United States**

Address: 322 Route 46 West Suite 100 Parsippany, NJ 07054 United States

Tel: +1-973-884-8886 Fax: +1-973-884-4794

Sales Email: sales@aicipc.com Support Email: support@aicipc.com

#### **Houten, The Netherlands**

Address: Peppelkade 58, 3992AK, Houten,

The Netherlands Tel: +31-30-6386789 Fax: +31-30-6360638

Sales Email: sales@aicipc.nl

Support Email: support@aicipc.com

For additional technical support or questions about trouble shooting, please contact the AIC® representative nearest to you or visit our AIC® website for more information. AIC® website: https://www.aicipc.com/en/fag.